

ARM Cortex[®]-M0
32-bit Microcontroller

NuMicro[®] Family
NM1120 Series
Datasheet

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of NuMicro microcontroller based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation.

www.nuvoton.com

TABLE OF CONTENTS

1	GENERAL DESCRIPTION	8
2	FEATURES	9
3	ABBREVIATIONS	13
3.1	Abbreviations.....	13
4	PARTS INFORMATION LIST AND PIN CONFIGURATION	14
4.1	Selection Guide.....	14
4.1.1	NuMicro® NM1120 Series Selection Guide	14
4.1.2	NuMicro® NM1120 Naming Rule.....	15
4.2	Pin Configuration	16
4.2.1	NuMicro® NM1120 Series TSSOP28 Pin Diagram	16
4.2.2	NuMicro® NM1120 Series TSSOP20 Pin Diagram	16
4.2.3	NuMicro® NM1120 Series QFN32 Pin Diagram	17
4.2.4	NuMicro® NM1120 Series QFN20 Pin Diagram	18
4.3	Pin Description.....	19
4.3.1	NM1120 Series Pin Description Overview	19
4.3.2	NM1120 Series Pin Description.....	20
4.3.3	GPIO Multi-function Pin Summary.....	36
5	BLOCK DIAGRAM	39
5.1	NuMicro® NM1120 Block Diagram.....	39
6	FUNCTIONAL DESCRIPTION.....	40
6.1	ARM® Cortex®-M0 Core	40
6.1.1	System Timer (SysTick)	42
6.1.2	System Control Registers	43
6.1.3	System Control Register Memory Map	43
6.2	Memory Organization	43
6.2.1	Overview	43
6.2.2	System Memory Map	45
6.2.3	SRAM Memory Organization	47
6.3	Nested Vectored Interrupt Control (NVIC).....	48
6.3.1	Overview	48
6.3.2	Features	48
6.3.3	Exception Model and System Interrupt Map	48

6.3.4	Vector Table.....	50
6.3.5	Operation Description	50
6.3.6	NVIC Control Registers Description	52
6.4	System Manager	64
6.4.1	Overview.....	64
6.4.2	System Reset	64
6.4.3	System Power Architecture	64
6.5	Clock Controller.....	65
6.5.1	Overview.....	65
6.5.2	Clock Diagram	67
6.5.3	Clock Generator	68
6.5.4	System Clock and SysTick Clock.....	69
6.5.5	AHB Clock Source Selection	70
6.5.6	Peripherals Clock Source Selection	70
6.5.7	Power-down Mode Clock	70
6.5.8	Frequency Divider Output.....	71
6.6	Flash Memory Controller (FMC)	72
6.6.1	Overview.....	72
6.6.2	Features	72
6.7	General Purpose I/O (GPIO)	73
6.7.1	Overview.....	73
6.7.2	Features	73
6.8	Timer Controller (TIMER)	75
6.8.1	Overview.....	75
6.8.2	Features	75
6.9	Enhanced Input Capture Timer (ECAP)	76
6.9.1	Overview.....	76
6.9.2	Features	76
6.9.3	Input Noise Filter	76
6.9.4	Operation of Input Capture Timer/Counter	77
6.9.5	Input Capture Timer/Counter Interrupt Architecture	79
6.10	Enhanced PWM Generator (EPWM).....	80
6.10.1	Overview.....	80
6.10.2	Features	80

6.11	Basic PWM Generator (BPWM)	82
6.11.1	Overview	82
6.11.2	Features	82
6.11.3	PWM-Timer Operation.....	82
6.12	Watchdog Timer (WDT)	90
6.12.1	Overview	90
6.12.2	Features	90
6.13	USCI – Universal Serial Control Interface Controller	91
6.13.1	Overview	91
6.13.2	Features	91
6.14	USCI – UART Mode	92
6.14.1	Overview.....	92
6.14.2	Features	92
6.15	USCI – SPI Mode	93
6.15.1	Overview.....	93
6.15.2	Features	93
6.16	USCI – I ² C Mode	95
6.16.1	Overview.....	95
6.16.2	Features	95
6.17	Hardware Divider (HDIV).....	96
6.17.1	Overview.....	96
6.17.2	Features	96
6.18	Analog to Digital Converter (ADC).....	97
6.18.1	Overview.....	97
6.18.1	Features	97
6.19	Analog Comparator (ACMP).....	97
6.19.1	Overview.....	97
6.19.2	Features	97
6.19.3	Comparator Reference Voltage (CRV)	98
6.20	Programmable Gain Amplifier (PGA)	99
6.20.1	Overview.....	99
6.20.2	Features	99
7	ELECTRICAL CHARACTERISTICS	100
7.1	Absolute Maximum Ratings.....	100

7.2	DC Electrical Characteristics	100
7.3	AC Electrical Characteristics	104
7.3.1	External Input Clock	104
7.3.2	External 4~24 MHz High Speed Crystal (HXT).....	104
7.3.3	Typical Crystal Application Circuits	104
7.3.4	48 MHz Internal High Speed RC Oscillator (HIRC)	105
7.3.5	10 kHz Internal Low Speed RC Oscillator (LIRC)	105
7.4	Analog Characteristics.....	106
7.4.1	12-bit SAR ADC	106
7.4.2	LDO & Power Management	107
7.4.3	Brown-out Detector	107
7.4.4	Power-on Reset	108
7.4.5	Comparator.....	108
7.5	Flash DC Electrical Characteristics.....	109
8	PACKAGE DIMENSIONS	110
8.1	28-Pin TSSOP	110
8.2	20-Pin TSSOP	111
8.3	16-Pin TSSOP	112
8.4	20-pin *QFN20 (4 mm x 4 mm)	113
8.5	33-pin *QFN33 (4 mm x 4 mm)	114
8.6	33-pin QFN33 (5mm x 5mm)	115
9	REVISION HISTORY	116

List of Figures

Figure 4.1-1 NuMicro® NM1120 Base Series Selection Code	15
Figure 4.2-1 NuMicro® NM1120 Base Series TSSOP 28-pin Diagram	16
Figure 5.1-1 NuMicro® NM1120 Block Diagram	39
Figure 6.1-1 Functional Block Diagram.....	40
Figure 6.2-1 NuMicro® NM1120 Flash, Security and Configuration Map	44
Figure 6.2-2 SRAM Block Diagram.....	47
Figure 6.4-1 NuMicro® NM1120 Series Power Architecture Diagram	65
Figure 6.5-1 Clock Generator Global View Diagram.....	67
Figure 6.5-2 Clock Generator Block Diagram	68
Figure 6.5-3 Crystal Oscillator Circuit	69
Figure 6.5-4 System Clock Block Diagram	69
Figure 6.5-5 SysTick Clock Control Block Diagram	70
Figure 6.5-6 AHB Clock Source for HCLK	70
Figure 6.5-7 Clock Source of Frequency Divider	71
Figure 6.5-8 Block Diagram of Frequency Divider	71
Figure 6.7-1 I/O Pin Block Diagram	73
Figure 6.9-1 Noise Filter Sampling Clock Selection.....	76
Figure 6.9-2 Noise Filter.....	77
Figure 6.9-3 Enhanced Input Capture Timer/Counter Functions Block	78
Figure 6.9-4 Enhanced Input Capture Timer/Counter Interrupt Architecture Diagram	79
Figure 6.11-1 Legend of Internal Comparator Output of PWM-Timer	83
Figure 6.11-2 PWM-Timer Operation Timing	84
Figure 6.11-3 PWM Edge-aligned Interrupt Generate Timing Waveform.....	84
Figure 6.11-4 Center-aligned Type Output Waveform.....	85
Figure 6.11-5 PWM Center-aligned Interrupt Generate Timing Waveform	86
Figure 6.11-6 PWM Double Buffering Illustration.....	87
Figure 6.11-7 PWM Controller Output Duty Ratio.....	87
Figure 6.11-8 Paired-PWM Output with Dead-zone Generation Operation.....	88
Figure 6.11-9 PWM Interrupt Architecture Diagram.....	88
Figure 6.15-1 SPI Master Mode Application Block Diagram (x=0, 1)	93
Figure 6.15-2 SPI Slave Mode Application Block Diagram (x=0, 1)	93
Figure 6.16-1 I ² C Bus Timing	95
Figure 6.19-1 Comparator Reference Voltage Block Diagram	98
Figure 8-1 NM1200/NM1100 Typical Crystal Application Circuit	105

List of Tables

Table 3.1-1 List of Abbreviations.....	13
Table 4.1-1 NuMicro® NM1120 Base Series Selection Guide	14
Table 6.2-1 Address Space Assignments for On-Chip Modules	46
Table 6.3-1 Exception Model	49
Table 6.3-2 System Interrupt Map Vector Table	50
Table 6.3-3 Vector Table Format	50
Table 6.5-1 Recommended Load Capacitance Values and Resistance Values	68

1 GENERAL DESCRIPTION

The NuMicro® NM1120 series 32-bit microcontrollers are embedded with ARM® Cortex®-M0 core for industrial applications which need high performance, high integration, and low cost. The Cortex®-M0 is the newest ARM® embedded processor with 32-bit performance at a cost equivalent to the traditional 8-bit microcontroller.

The NM1120 series can run up to 48 MHz and operate at 1.8V ~ 5.5V, -40°C ~ 105°C, and thus can support a variety of industrial control applications which need high CPU performance. The NM1120 offers 4/8/17.5/29.5 Kbytes embedded program Flash, size configurable Data Flash (shared with program flash), 2 Kbytes Flash for the ISP, 1.5 Kbytes SPROM for security, and 4 Kbytes SRAM.

Many system level peripheral functions, such as I/O Port, Timer, UART, SPI, I²C, PWM, ADC, Watchdog Timer, Analog Comparator and Brown-out Detector, have been incorporated into the NM1120 to reduce component count, board space and system cost. These useful functions make the NM1120 powerful for a wide range of applications.

Additionally, the NM1120 series is equipped with ISP (In-System Programming) and ICP (In-Circuit Programming) functions, which allow the user to update the program memory without removing the chip from the actual end product.

2 FEATURES

- Core
 - ARM® Cortex®-M0 core running up to 48 MHz
 - One 24-bit system timer
 - Supports low power Idle mode
 - A single-cycle 32-bit hardware multiplier
 - NVIC for the 32 interrupt inputs, each with 4-level of priority
 - Supports Serial Wire Debug (SWD) interface and two watch points/four breakpoints
- IEC60730
 - Supports CRC32 checksum for APROM, LDROM and SPROM content.
 - Supports Built-In Self Test to check MCU functionality in every 10s to prevent MCU malfunction.
 - Supports ADC channels disconnection check
 - Supports PWM I/O pads short check
 - Supports system clock accuracy check by reference clock 1MHz internal oscillator
- Built-in LDO for wide operating voltage ranged: 1.8 V to 5.5 V
- Memory
 - 4/8/17.5/29.5 Kbytes Flash memory for program memory (APROM)
 - Configurable Flash memory for data memory (Data Flash)
 - 2 KB Flash memory for loader (LDROM)
 - Three 0.5 KB Flash memory for security protection (SPROM)
 - 4KB SRAM for internal scratch-pad RAM (SRAM)
- Clock Control
 - Programmable system clock source
 - ◆ Switch clock sources on-the-fly
 - 4 ~ 24 MHz external crystal input (HXT)
 - 32.768 kHz external crystal input (LXT) for idle wake-up and system operation clock
 - 48 MHz internal oscillator (HIRC) ($\pm 1\%$ accuracy at 25°C , 5V)
 - ◆ Dynamically calibrating the HIRC OSC to 48 MHz $\pm 1\%$ from -40°C to 105°C by external 32.768K crystal oscillator (LXT)
 - 10 kHz internal low-power oscillator (LIRC) for Watchdog Timer and idle wake-up
- I/O Port
 - Up to 17 general-purpose I/O (GPIO) pins and 1 Reset pin for TSSOP-20 package

- Four I/O modes:
 - ◆ Quasi-bidirectional input/output
 - ◆ Push-Pull output
 - ◆ Open-Drain output
 - ◆ Input only with high impedance
- Optional TTL/Schmitt trigger input
- I/O pin can be configured as interrupt source with edge/level setting
- Supports high driver and high sink I/O mode
- **GPIO built-in Pull-up/Pull-low resistor for selection.**
- Timer
 - Provides three channel 32-bit Timers; one 8-bit pre-scalar counter with 24-bit up-timer for each timer
 - Independent clock source for each timer
 - Provides One-shot, Periodic, Toggle and Continuous operation modes
 - 24-bit up counter value is readable through TDR (Timer Data Register)
 - Provides trigger counting/free counting/counter reset function triggered by external capture pin or internal comparator signal
 - Supports event counter function
 - Supports Toggle Output mode
 - Supports wake-up from Idle or Power-down mode
 - Timer2 provides Input Capture function for rising/falling edge on one signal
- Continuous Capture
 - Timer0, Timer1 and Systick have support Continuous capture function can Continuous Capture 4 edge on one signal
- Enhanced Input Capture
 - One units of 24-bit input capture counter
 - Capture source:
 - I/O inputs: ECAP0, ECAP1 and ECAP2
 - PWM Trigger
 - ADC Trigger
- WDT (Watchdog Timer)
 - Programmable clock source and time-out period
 - Supports wake-up function in Power-down mode and Idle mode
 - Interrupt or reset selectable on watchdog time-out
- PWM
 - Supports a built-in 16-bit PWM clock generators, providing six PWM outputs or three complementary paired PWM outputs
 - Shared same as clock source, clock divider, period and dead-zone generator
 - Supports group/synchronous/independent/ complementary modes

- Supports One-shot or Auto-reload mode
- Supports Edge-aligned and Center-aligned type
- Supports Asymmetric mode
- Programmable dead-zone insertion between complementary channels
- Each output has independent polarity setting control
- Hardware fault brake and software brake protections
- Supports rising, falling, central, period, and fault break interrupts
- Supports duty/period trigger A/D conversion
- Timer comparing matching event trigger PWM to do phase change
- Supports comparator event trigger PWM to force PWM output low for current period
- Provides interrupt accumulation function
- USCI (Universal Serial Control Interface Controller)
 - Two USCI devices
 - Supports to be configured as UART, SPI or I²C individually
 - Supports programmable baud-rate generator
- ADC (Analog-to-Digital Converter)
 - 12-bit ADC with 1M SPS
 - Supports 2 sample/hold
 - Up to 8-ch single-end input from I/O and one internal input from band-gap.
 - Conversion started either by software trigger, PWM trigger, ACMP trigger or external pin trigger
 - Supports temperature sensor for measurement chip temperature
 - Supports Simultaneous and Sequential function to continuous conversion 4 channels maximum.
- Programmable Gain Amplifier (PGA)
 - Supports 8 level gain selects from 1, 2, 3, 5, 7, 9, 11 and 13.
 - Unity gain frequency up to 8MHz
- Analog Comparator
 - Two analog comparators with programmable 16-level internal voltage reference
 - Built-in CRV (comparator reference voltage)
 - Supports Hysteresis function
 - Interrupt when compared results changed
- Hardware Divider
 - ◆ Signed (two's complement) integer calculation
 - ◆ 32-bit dividend with 16-bit divisor calculation capacity
 - ◆ 32-bit quotient and 32-bit remainder outputs (16-bit remainder with sign extends

- to 32-bit)
- ◆ Divided by zero warning flag
- ◆ 6 HCLK clocks taken for one cycle calculation
- ◆ Waiting for calculation ready automatically when reading quotient and remainder
- ISP (In-System Programming) and ICP (In-Circuit Programming)
- BOD (Brown-out Detector)
 - 8 programmable threshold levels: 4.3V/4.0V/3.7V/3.0V/2.7V/2.4V/2.2V/2.0V
 - Supports Brown-out interrupt and reset option
- 96-bit unique ID
- LVR (Low Voltage Reset)
- Operating Temperature: -40°C ~105°C
- Reliability: EFT > ± 4KV, ESD HBM pass 4KV
- Packages:
 - Green package (RoHS)
 - 20-pin TSSOP, 16-pin TSSOP

3 ABBREVIATIONS

3.1 Abbreviations

Acronym	Description
ACMP	Analog Comparator Controller
ADC	Analog-to-Digital Converter
AHB	Advanced High-Performance Bus
APB	Advanced Peripheral Bus
BOD	Brown-out Detection
DAP	Debug Access Port
EPWM	Enhanced Pulse Width Modulation
FIFO	First In, First Out
FMC	Flash Memory Controller
GPIO	General-Purpose Input/Output
HCLK	The Clock of Advanced High-Performance Bus
HIRC	48 MHz Internal High Speed RC Oscillator
HXT	4~24 MHz External High Speed Crystal Oscillator
ICP	In Circuit Programming
ISP	In System Programming
ISR	Interrupt Service Routine
LDO	Low Dropout Regulator
LIRC	10 kHz internal low speed RC oscillator (LIRC)
LXT	32.768 kHz External Low Speed Crystal Oscillator
NVIC	Nested Vectored Interrupt Controller
PCLK	The Clock of Advanced Peripheral Bus
PWM	Pulse Width Modulation
SPI	Serial Peripheral Interface
SPS	Samples per Second
TMR	Timer Controller
UART	Universal Asynchronous Receiver/Transmitter
UCID	Unique Customer ID
WDT	Watchdog Timer

Table 3.1-1 List of Abbreviations

4 PARTS INFORMATION LIST AND PIN CONFIGURATION

4.1 Selection Guide

4.1.1 NuMicro® NM1120 Series Selection Guide

Note: QFN33*: 4x4mm

Part Number	Flash (KB)	SRAM (KB)	ISP Loader ROM (KB)	Data Flash	I/O	Timer	Connectivity			IRC 48 MHz*	BOD	PWM	Analog Comp.	PGA	ADC (12-bit)	Temperature Sensor	ICP/IISPI/AP	Package
							UART*	I ² C	SPI									
NM1120FC1AE	29.5	4	2	✓	18	3	2	2	1	1	1	6	2	1	8x12bit	1	✓	TSSOP20
NM1120EC1AE	29.5	4	2	✓	22	3	2	2	1	1	1	6	2	1	8x12bit	1	✓	TSSOP28
NM1120XC1AE	29.5	4	2	✓	18	3	2	2	1	1	1	6	2	1	8x12bit	1	✓	QFN20
NM1120TC1AE	29.5	4	2	✓	22	3	2	2	1	1	1	6	2	1	8x12bit	1	✓	*QFN33
NM1120ZC1AE	29.5	4	2	✓	22	3	2	2	3	1	1	6	2	1	8x12bit	1	✓	QFN33
NM1120FB0AE	16	2	2	✓	16	3	2	2	1	1	1	6	2	1	8x12bit	1	✓	TSSOP20
NM1120EB0AE	16	2	2	✓	22	3	2	2	1	1	1	6	2	1	8x12bit	1	✓	TSSOP28
NM1120XB0AE	16	2	2	✓	18	3	2	2	1	1	1	6	2	1	8x12bit	1	✓	QFN20
NM1120TB0AE	16	2	2	✓	22	3	2	2	1	1	1	6	2	1	8x12bit	1	✓	*QFN33
NM1120ZB0AE	16	2	2	✓	22	3	2	2	3	1	1	6	2	1	8x12bit	1	✓	QFN33

Table 4.1-1 NuMicro® NM1120 Base Series Selection Guide

4.1.2 NuMicro® NM1120 Naming Rule




Figure 4.1-1 NuMicro® NM1120 Base Series Selection Code

4.2 Pin Configuration

4.2.1 NuMicro® NM1120 Series TSSOP28 Pin Diagram




Figure 4.1-2 NuMicro® NM1120 Base Series TSSOP 28-pin Diagram

4.2.2 NuMicro® NM1120 Series TSSOP20 Pin Diagram




Figure 4.1-2 NuMicro® NM1120 Base Series TSSOP 20-pin Diagram

4.2.3 NuMicro® NM1120 Series QFN32 Pin Diagram




Figure 4.1-3 NuMicro® NM1120 Base Series QFN 32-pin Diagram

4.2.4 NuMicro® NM1120 Series QFN20 Pin Diagram




Figure 4.1-4 NuMicro® NM1120 Base Series QFN 20-pin Diagram

4.3 Pin Description

4.3.1 NM1120 Series Pin Description Overview

Alternative function , MFP_0 means setting MFP[3:0]=0x0, MFP_5 means MFP[3:0]=0x5															
GPIO	ICE_XTAL	ADC	PWM	ACMP0	ACMP1	PGA(OP)	TIMER	I2C	SPI0	SPI1	UART	STEP MOTOR			
MFP_0	MFP_1	MFP_2	MFP_3	MFP_4	MFP_5	MFP_6	MFP_7	MFP_8	MFP_9	MFP_a	MFP_b	MFP_c			
GPA0	CLKO	O		EPWM_CH0	O					I ² C1_SCL	I/O	SPI0_SS	I/O		
GPA1				EPWM_CH1	O					I ² C1_SDA	I/O	SPI0_MISO	I/O		
GPA2				EPWM_CH2	O					I ² C0_SDA	I/O	SPI0_MOSI	I/O		
GPA3				EPWM_CH3	O					I ² C0_SCL	I/O	SPI0_CLK	I/O		
GPA4	XT_IN	A		EPWM_CH4	O					SPI1_MISO	I/O	UART1_RXD	I		
GPA5	XT_OUT	A		EPWM_CH5	O	ACMP0_O	O			SPI1_CLK	I/O	UART1_TXD	O		
GPB0			ADCO_CH0	A		ACMP0_P0	A			SPI1_SS	I/O	SMP1	O		
GPB1			ADCO_CH1	A		ACMP0_P1	A			UART1_RXD	I	SMP1	O		
GPB2			ADCO_CH2	A	BPWM_CH1	O	ACMP0_P2	A							
GPB3							ACMP1_N	A	PGA_I	A	T0	I/O			
GPB4			ADC1_CH0	A						T1	I/O				
GPC0			ADCO_CH3	A	BPWM_CH0	O		ACMP1_P0	A						
GPC1			ADCO_CH4	A	STADC	I	ACMP0_P3	A	ACMP1_P1	A					
GPC2			ADC1_CH2	A	PWM_BRAKE	I				CCAP	I	I ² C1_SDA	I/O		
GPC3								ACMP1_O	O	PGA_O	A	SPI0_MISO	I/O		
GPC4											SPI0_CLK	I/O	SPI1_MISO	I/O	
rRESET											SP1_SS	I/O	UART1_RXD	I	
GPD1	ICE_CLK	I					ACMP1_P2	A			I ² C0_SCL	I/O	SPI1_CLK	I/O	
GPD2	ICE_DAT	I/O	ADC1_CH1	A						CCAP	I	I ² C0_SDA	I/O	SPI1_MOSI	I/O
GPD3					BPWM_CH1	O					SPI1_MISO	I/O	UART0_RXD	I	
GPD4					BPWM_CH0	O							UART1_RXD	I	
GPD5													UART0_RXD	O	
GPD6													UART0_RXD	I	
VDD															
VSS															

4.3.2 NM1120 Series Pin Description

MFP* = Multi-function pin. (Refer to section SYS_GPx_MFP)

PA.0 MFP0 means SYS_GPA_MFP[3:0]=0x0.

PA.4 MFP5 means SYS_GPA_MFP[19:16]=0x5.

MFP only configures the output data or input data of PAD, the direction of PAD were configured by PMD.

The priority of MFP in the same multi-function was GPA > GPB > GPC > GPD.

The type A of multi-function needs to be configured to be input port.

4.3.2.1 NM1120 Series TSSOP28 Pin Description

Pin No.	Pin Name	Type	MFP*	Description
1	VDD	A	MFP0	Power supply for I/O ports and LDO source for internal PLL and digital function.
2	PD.6	I/O	MFP0	General purpose digital I/O pin.
	UART0_RXD	I	MFPB	Data receiver input pin for UART0.
3	PB.0	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH0	A	MFP2	ADC0 channel0 analog input.
	ACMP0_P0	A	MFP4	Analog comparator0 positive input pin.
	ECAP_P0	I	MFP7	Enhanced Input Capture input pin
4	PB.1	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH1	A	MFP2	ADC0 channel1 analog input.
	ACMP0_P1	A	MFP4	Analog comparator0 positive input pin.
	ECAP_P1	I	MFP7	Enhanced Input Capture input pin
5	PB.2	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH2	A	MFP2	ADC0 channel2 analog input.
	BPWM_CH1	I/O	MFP3	PWM channel1 output/capture input.
	ACMP0_P2	A	MFP4	Analog comparator0 positive input pin.
	ECAP_P2	I	MFP7	Enhanced Input Capture input pin
6	PB.4	I/O	MFP0	General purpose digital I/O pin.
	ADC1_CH0	A	MFP2	ADC1 channel0 analog input.
	ACMP0_N	A	MFP4	Analog comparator0 negative input pin.
	TM1	I/O	MFP7	Timer1 event counter input / toggle output
7	PC.1	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH4	A	MFP2	ADC0 channel4 analog input.
	STADC	I	MFP3	ADC external trigger input.

Pin No.	Pin Name	Type	MFP*	Description
	ACMP0_P3	A	MFP4	Analog comparator0 positive input pin.
	ACMP1_P1	A	MFP5	Analog comparator1 positive input pin.
	SPI0_MOSI	I/O	MFP9	SPI0 1st MOSI (Master Out, Slave In) pin.
	SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
8	nRESET	I	MFP0	External reset input: active LOW, with an internal pull-up. Set this pin low reset to initial state.
9	PB.3	I/O	MFP0	General purpose digital I/O pin.
	ACMP1_N	A	MFP5	Analog comparator1 negative input pin.
	PGA_I	A	MFP6	PGA input pin
	TM0	I/O	MFP7	Timer0event counter input / toggle output
10	PC.2	I/O	MFP0	General purpose digital I/O pin.
	ADC1_CH2	A	MFP2	ADC1 channel2 analog input.
	BRAKE	I	MFP3	Brake input pin of EPWM.
	CCAP_P1	I	MFP7	Timer Continuous Capture input pin
	I2C1_SDA	I/O	MFP8	I ² C1 data input/output pin.
	SPI0_MISO	I/O	MFP9	SPI0 1st MISO (Master In, Slave Out) pin.
	SPI1_MOSI	I/O	MFPA	SPI1 MOSI (Master Out, Slave In) pin.
	UART1_RXD	I	MFPB	Data receiver input pin for UART1.
11	PD.2	I/O	MFP0	General purpose digital I/O pin.
	ICE_DAT	I/O	MFP1	Serial wired debugger data pin
	ADC1_CH1	A	MFP2	ADC1 channel1 analog input.
	CCAP_P0	I	MFP7	Timer Continuous Capture input pin
	I2C0_SDA	I/O	MFP8	I ² C0 data input/output pin.
	SPI0_MOSI	I/O	MFP9	SPI0 1st MOSI (Master Out, Slave In) pin.
	SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
	UART0_RXD	I	MFPB	Data receiver input pin for UART0.
12	PD.3	I/O	MFP0	General purpose digital I/O pin.
	BPWM_CH1	I/O	MFP3	PWM channel1 output/capture input.
	UART1_TXD	O	MFPB	Data transmitter output pin for UART1.
13	NC			No Connection
14	NC			No Connection
15	PC.0	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH3	A	MFP2	ADC0 channel3 analog input.
	BPWM_CH0	I/O	MFP3	PWM channel0 output/capture input.

Pin No.	Pin Name	Type	MFP*	Description
16	ACMP1_P0	A	MFP5	Analog comparator1 positive input pin.
	I2C1_SCL	I/O	MFP8	I ² C1 clock pin.
	SPI0_SS	I/O	MFP9	SPI0 slave select pin.
	SPI1_CLK	I/O	MFPA	SPI1 serial clock pin
	UART1_TXD	O	MFPB	Data transmitter output pin for UART1.
17	PD.4	I/O	MFP0	General purpose digital I/O pin.
	BPWM_CH0	I/O	MFP3	PWM channel0 output/capture input.
	UART1_RXD	I	MFPB	Data receiver input pin for UART1.
18	PD.1	I/O	MFP0	General purpose digital I/O pin.
	ICE_CLK	I	MFP1	Serial wired debugger clock pin
	ACMP1_P2	A	MFP5	Analog comparator1 positive input pin.
	I2C0_SCL	I/O	MFP8	I ² C0 clock pin.
	SPI0_CLK	I/O	MFP9	SPI0 serial clock pin.
	SPI1_SS	I/O	MFPA	SPI1 slave select pin
	UART0_TXD	O	MFPB	Data transmitter output pin for UART0.
19	PC.3	I/O	MFP0	General purpose digital I/O pin.
	ACMP1_O	O	MFP5	Analog comparator1 output.
	PGA_O	A	MFP6	PGA output pin
	SPI0_CLK	I/O	MFP9	SPI0 serial clock pin.
	SPI1_SS	I/O	MFPA	SPI1 slave select pin
20	PD.5	I/O	MFP0	General purpose digital I/O pin.
	UART0_TXD	O	MFPB	Data transmitter output pin for UART0.
21	PA.5	I/O	MFP0	General purpose digital I/O pin.
	XT_OUT	O	MFP1	External 4~24 MHz (high speed) crystal output pin.
	EPWM_CH5	I/O	MFP3	PWM channel5 output/capture input.
	ACMP0_O	O	MFP4	Analog comparator0 output.
22	PA.4	I/O	MFP0	General purpose digital I/O pin.
	XT_IN	I	MFP1	External 4~24 MHz (high speed) crystal input pin.
	EPWM_CH4	I/O	MFP3	PWM channel4 output/capture input.
23	PA.3	I/O	MFP0	General purpose digital I/O pin.
	EPWM_CH3	I/O	MFP3	PWM channel3 output/capture input.
	I2C0_SCL	I/O	MFP8	I ² C0 clock pin.
	SPI0_CLK	I/O	MFP9	SPI0 serial clock pin.

Pin No.	Pin Name	Type	MFP*	Description
	SPI1_SS	I/O	MFPA	SPI1 slave select pin
	UART0_TXD	O	MFPB	Data transmitter output pin for UART0.
23	PA.2	I/O	MFP0	General purpose digital I/O pin.
	EPWM_CH2	I/O	MFP3	PWM channel2 output/capture input.
	I2C0_SDA	I/O	MFP8	I ² C0 data input/output pin.
	SPI0_MOSI	I/O	MFP9	SPI0 1st MOSI (Master Out, Slave In) pin.
	SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
	UART0_RXD	I	MFPB	Data receiver input pin for UART0.
24	PA.1	I/O	MFP0	General purpose digital I/O pin.
	EPWM_CH1	I/O	MFP3	PWM channel1 output/capture input.
	I2C1_SDA	I/O	MFP8	I ² C1 data input/output pin.
	SPI0_MISO	I/O	MFP9	SPI0 1st MISO (Master In, Slave Out) pin.
	SPI1_MOSI	I/O	MFPA	SPI1 MOSI (Master Out, Slave In) pin.
	UART1_RXD	I	MFPB	Data receiver input pin for UART1.
25	PA.0	I/O	MFP0	General purpose digital I/O pin.
	CLKO	O	MFP1	Clock Out
	EPWM_CH0	I/O	MFP3	PWM channel0 output/capture input.
	I2C1_SCL	I/O	MFP8	I ² C1 clock pin.
	SPI0_SS	I/O	MFP9	SPI0 slave select pin.
	SPI1_CLK	I/O	MFPA	SPI1 serial clock pin
	UART1_TXD	O	MFPB	Data transmitter output pin for UART1.
26	PC.4	I/O	MFP0	General purpose digital I/O pin.
	ECAP_P3	I	MFP7	Enhanced Input Capture input pin
27	LDO_CAP	A	MFP0	LDO output pin.
28	V _{ss}	A	MFP0	Ground pin for digital circuit.

Table 4.1-1 TSSOP28 Pin Description

4.3.2.2 NM1120 Series TSSOP20 Pin Description

Pin No.	Pin Name	Type	MFP*	Description
1	VDD	A	MFP0	Power supply for I/O ports and LDO source for internal PLL and digital function.
2	PB.0	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH0	A	MFP2	ADC0 channel0 analog input.
	ACMP0_P0	A	MFP4	Analog comparator0 positive input pin.
	ECAP_P0	I	MFP7	Enhanced Input Capture input pin
3	PB.1	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH1	A	MFP2	ADC0 channel1 analog input.
	ACMP0_P1	A	MFP4	Analog comparator0 positive input pin.
	ECAP_P1	I	MFP7	Enhanced Input Capture input pin
4	PB.2	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH2	A	MFP2	ADC0 channel2 analog input.
	BPWM_CH1	I/O	MFP3	PWM channel1 output/capture input.
	ACMP0_P2	A	MFP4	Analog comparator0 positive input pin.
	ECAP_P2	I	MFP7	Enhanced Input Capture input pin
5	PB.4	I/O	MFP0	General purpose digital I/O pin.
	ADC1_CH0	A	MFP2	ADC1 channel0 analog input.
	ACMP0_N	A	MFP4	Analog comparator0 negative input pin.
	TM1	I/O	MFP7	Timer1 event counter input / toggle output
6	PC.1	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH4	A	MFP2	ADC0 channel4 analog input.
	STADC	I	MFP3	ADC external trigger input.
	ACMP0_P3	A	MFP4	Analog comparator0 positive input pin.
	ACMP1_P1	A	MFP5	Analog comparator1 positive input pin.
	SPI0_MOSI	I/O	MFP9	SPI0 1st MOSI (Master Out, Slave In) pin.
	SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
7	nRESET	I	MFP0	External reset input: active LOW, with an internal pull-up. Set this pin low reset to initial state.
8	PB.3	I/O	MFP0	General purpose digital I/O pin.
	ACMP1_N	A	MFP5	Analog comparator1 negative input pin.
	PGA_I	A	MFP6	PGA input pin
	TM0	I/O	MFP7	Timer0event counter input / toggle output
9	PC.2	I/O	MFP0	General purpose digital I/O pin.

Pin No.	Pin Name	Type	MFP*	Description
8	ADC1_CH2	A	MFP2	ADC1 channel2 analog input.
	BRAKE	I	MFP3	Brake input pin of EPWM.
	CCAP_P1	I	MFP7	Timer Continuous Capture input pin
	I2C1_SDA	I/O	MFP8	I ² C1 data input/output pin.
	SPI0_MISO	I/O	MFP9	SPI0 1st MISO (Master In, Slave Out) pin.
	SPI1_MOSI	I/O	MFPA	SPI1 MOSI (Master Out, Slave In) pin.
	UART1_RXD	I	MFPB	Data receiver input pin for UART1.
10	PD.2	I/O	MFP0	General purpose digital I/O pin.
	ICE_DAT	I/O	MFP1	Serial wired debugger data pin
	ADC1_CH1	A	MFP2	ADC1 channel1 analog input.
	CCAP_P0	I	MFP7	Timer Continuous Capture input pin
	I2C0_SDA	I/O	MFP8	I ² C0 data input/output pin.
	SPI0_MOSI	I/O	MFP9	SPI0 1st MOSI (Master Out, Slave In) pin.
	SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
	UART0_RXD	I	MFPB	Data receiver input pin for UART0.
11	PC.0	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH3	A	MFP2	ADC0 channel3 analog input.
	BPWM_CH0	I/O	MFP3	PWM channel0 output/capture input.
	ACMP1_P0	A	MFP5	Analog comparator1 positive input pin.
	I2C1_SCL	I/O	MFP8	I ² C1 clock pin.
	SPI0_SS	I/O	MFP9	SPI0 slave select pin.
	SPI1_CLK	I/O	MFPA	SPI1 serial clock pin
	UART1_TXD	O	MFPB	Data transmitter output pin for UART1.
12	PD.1	I/O	MFP0	General purpose digital I/O pin.
	ICE_CLK	I	MFP1	Serial wired debugger clock pin
	ACMP1_P2	A	MFP5	Analog comparator1 positive input pin.
	I2C0_SCL	I/O	MFP8	I ² C0 clock pin.
	SPI0_CLK	I/O	MFP9	SPI0 serial clock pin.
	SPI1_SS	I/O	MFPA	SPI1 slave select pin
	UART0_TXD	O	MFPB	Data transmitter output pin for UART0.
13	PC.3	I/O	MFP0	General purpose digital I/O pin.
	ACMP1_O	O	MFP5	Analog comparator1 output.
	PGA_O	A	MFP6	PGA output pin

Pin No.	Pin Name	Type	MFP*	Description
	SPI0_CLK	I/O	MFP9	SPI0 serial clock pin.
	SPI1_SS	I/O	MFPA	SPI1 slave select pin
14	PA.5	I/O	MFP0	General purpose digital I/O pin.
	XT_OUT	O	MFP1	External 4~24 MHz (high speed) crystal output pin.
	EPWM_CH5	I/O	MFP3	PWM channel5 output/capture input.
	ACMPO_O	O	MFP4	Analog comparator0 output.
15	PA.4	I/O	MFP0	General purpose digital I/O pin.
	XT_IN	I	MFP1	External 4~24 MHz (high speed) crystal input pin.
	EPWM_CH4	I/O	MFP3	PWM channel4 output/capture input.
16	PA.3	I/O	MFP0	General purpose digital I/O pin.
	EPWM_CH3	I/O	MFP3	PWM channel3 output/capture input.
	I2C0_SCL	I/O	MFP8	I ² C0 clock pin.
	SPI0_CLK	I/O	MFP9	SPI0 serial clock pin.
	SPI1_SS	I/O	MFPA	SPI1 slave select pin
	UART0_TXD	O	MFPB	Data transmitter output pin for UART0.
17	PA.2	I/O	MFP0	General purpose digital I/O pin.
	EPWM_CH2	I/O	MFP3	PWM channel2 output/capture input.
	I2C0_SDA	I/O	MFP8	I ² C0 data input/output pin.
	SPI0_MOSI	I/O	MFP9	SPI0 1st MOSI (Master Out, Slave In) pin.
	SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
	UART0_RXD	I	MFPB	Data receiver input pin for UART0.
18	PA.1	I/O	MFP0	General purpose digital I/O pin.
	EPWM_CH1	I/O	MFP3	PWM channel1 output/capture input.
	I2C1_SDA	I/O	MFP8	I ² C1 data input/output pin.
	SPI0_MISO	I/O	MFP9	SPI0 1st MISO (Master In, Slave Out) pin.
	SPI1_MOSI	I/O	MFPA	SPI1 MOSI (Master Out, Slave In) pin.
	UART1_RXD	I	MFPB	Data receiver input pin for UART1.
19	PA.0	I/O	MFP0	General purpose digital I/O pin.
	CLKO	O	MFP1	Clock Out
	EPWM_CH0	I/O	MFP3	PWM channel0 output/capture input.
	I2C1_SCL	I/O	MFP8	I ² C1 clock pin.
	SPI0_SS	I/O	MFP9	SPI0 slave select pin.
	SPI1_CLK	I/O	MFPA	SPI1 serial clock pin

Pin No.	Pin Name	Type	MFP*	Description
	UART1_TXD	O	MFPB	Data transmitter output pin for UART1.
20	V _{ss}	A	MFP0	Ground pin for digital circuit.

Table 4.1-2 TSSOP20 Pin Description

4.3.2.3 NM1120 Series QFN32 Pin Description

QFN32 Pin No.	Pin Name	Type	MFP*	Description
1	LDO_CAP	A	MFP0	LDO output pin.
2	V _{ss}	A	MFP0	Ground pin for digital circuit.
3	VDD	A	MFP0	Power supply for I/O ports and LDO source for internal PLL and digital function.
4	PD.6	I/O	MFP0	General purpose digital I/O pin.
	UART0_RXD	I	MFPB	Data receiver input pin for UART0.
5	PB.0	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH0	A	MFP2	ADC0 channel0 analog input.
	ACMP0_P0	A	MFP4	Analog comparator0 positive input pin.
	ECAP_P0	I	MFP7	Enhanced Input Capture input pin
6	PB.1	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH1	A	MFP2	ADC0 channel1 analog input.
	ACMP0_P1	A	MFP4	Analog comparator0 positive input pin.
	ECAP_P1	I	MFP7	Enhanced Input Capture input pin
7	PB.2	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH2	A	MFP2	ADC0 channel2 analog input.
	BPWM_CH1	I/O	MFP3	PWM channel1 output/capture input.
	ACMP0_P2	A	MFP4	Analog comparator0 positive input pin.
	ECAP_P2	I	MFP7	Enhanced Input Capture input pin
8	PB.4	I/O	MFP0	General purpose digital I/O pin.
	ADC1_CH0	A	MFP2	ADC1 channel0 analog input.
	ACMP0_N	A	MFP4	Analog comparator0 negative input pin.
	TM1	I/O	MFP7	Timer1 event counter input / toggle output
9	PC.1	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH4	A	MFP2	ADC0 channel4 analog input.
	STADC	I	MFP3	ADC external trigger input.
	ACMP0_P3	A	MFP4	Analog comparator0 positive input pin.
	ACMP1_P1	A	MFP5	Analog comparator1 positive input pin.
	SPI0_MOSI	I/O	MFP9	SPI0 1st MOSI (Master Out, Slave In) pin.
	SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
10	nRESET	I	MFP0	External reset input: active LOW, with an internal pull-up. Set this pin low to initial state.
11	PB.3	I/O	MFP0	General purpose digital I/O pin.

	ACMP1_N	A	MFP5	Analog comparator1 negative input pin.
	PGA_I	A	MFP6	PGA input pin
	TM0	I/O	MFP7	Timer0event counter input / toggle output
12	PC.2	I/O	MFP0	General purpose digital I/O pin.
	ADC1_CH2	A	MFP2	ADC1 channel2 analog input.
	BRAKE	I	MFP3	Brake input pin of EPWM.
	CCAP_P1	I	MFP7	Timer Continuous Capture input pin
	I2C1_SDA	I/O	MFP8	I ² C1 data input/output pin.
	SPI0_MISO	I/O	MFP9	SPI0 1st MISO (Master In, Slave Out) pin.
	SPI1_MOSI	I/O	MFPA	SPI1 MOSI (Master Out, Slave In) pin.
	UART1_RXD	I	MFPB	Data receiver input pin for UART1.
13	PD.2	I/O	MFP0	General purpose digital I/O pin.
	ICE_DAT	I/O	MFP1	Serial wired debugger data pin
	ADC1_CH1	A	MFP2	ADC1 channel1 analog input.
	CCAP_P0	I	MFP7	Timer Continuous Capture input pin
	I2C0_SDA	I/O	MFP8	I ² C0 data input/output pin.
	SPI0_MOSI	I/O	MFP9	SPI0 1st MOSI (Master Out, Slave In) pin.
	SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
	UART0_RXD	I	MFPB	Data receiver input pin for UART0.
14	PD.3	I/O	MFP0	General purpose digital I/O pin.
	BPWM_CH1	I/O	MFP3	PWM channel1 output/capture input.
	UART1_TXD	O	MFPB	Data transmitter output pin for UART1.
15	NC			No Connection
16	NC			No Connection
17	NC			No Connection
18	NC			No Connection
19	PD.5	I/O	MFP0	General purpose digital I/O pin.
	UART0_TXD	O	MFPB	Data transmitter output pin for UART0.
20	PA.5	I/O	MFP0	General purpose digital I/O pin.
	XT_OUT	O	MFP1	External 4~24 MHz (high speed) crystal output pin.
	EPWM_CH5	I/O	MFP3	PWM channel5 output/capture input.
	ACMP0_O	O	MFP4	Analog comparator0 output.
21	PA.4	I/O	MFP0	General purpose digital I/O pin.
	XT_IN	I	MFP1	External 4~24 MHz (high speed) crystal input pin.

	EPWM_CH4	I/O	MFP3	PWM channel4 output/capture input.
22	NC			No Connection
23	PA.3	I/O	MFP0	General purpose digital I/O pin.
	EPWM_CH3	I/O	MFP3	PWM channel3 output/capture input.
	I2C0_SCL	I/O	MFP8	I ² C0 clock pin.
	SPI0_CLK	I/O	MFP9	SPI0 serial clock pin.
	SPI1_SS	I/O	MFPA	SPI1 slave select pin
	UART0_TXD	O	MFPB	Data transmitter output pin for UART0.
24	PA.2	I/O	MFP0	General purpose digital I/O pin.
	EPWM_CH2	I/O	MFP3	PWM channel2 output/capture input.
	I2C0_SDA	I/O	MFP8	I ² C0 data input/output pin.
	SPI0_MOSI	I/O	MFP9	SPI0 1st MOSI (Master Out, Slave In) pin.
	SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
	UART0_RXD	I	MFPB	Data receiver input pin for UART0.
25	PA.1	I/O	MFP0	General purpose digital I/O pin.
	EPWM_CH1	I/O	MFP3	PWM channel1 output/capture input.
	I2C1_SDA	I/O	MFP8	I ² C1 data input/output pin.
	SPI0_MISO	I/O	MFP9	SPI0 1st MISO (Master In, Slave Out) pin.
	SPI1_MOSI	I/O	MFPA	SPI1 MOSI (Master Out, Slave In) pin.
	UART1_RXD	I	MFPB	Data receiver input pin for UART1.
26	PA.0	I/O	MFP0	General purpose digital I/O pin.
	CLKO	O	MFP1	Clock Out
	EPWM_CH0	I/O	MFP3	PWM channel0 output/capture input.
	I2C1_SCL	I/O	MFP8	I ² C1 clock pin.
	SPI0_SS	I/O	MFP9	SPI0 slave select pin.
	SPI1_CLK	I/O	MFPA	SPI1 serial clock pin
	UART1_TXD	O	MFPB	Data transmitter output pin for UART1.
27	PC.4	I/O	MFP0	General purpose digital I/O pin.
	ECAP_P3	I	MFP7	Enhanced Input Capture input pin
28	PC.0	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH3	A	MFP2	ADC0 channel3 analog input.
	BPWM_CH0	I/O	MFP3	PWM channel0 output/capture input.
	ACMP1_P0	A	MFP5	Analog comparator1 positive input pin.
	I2C1_SCL	I/O	MFP8	I ² C1 clock pin.

	SPI0_SS	I/O	MFP9	SPI0 slave select pin.
	SPI1_CLK	I/O	MFPA	SPI1 serial clock pin
	UART1_TXD	O	MFPB	Data transmitter output pin for UART1.
29	PD.4	I/O	MFP0	General purpose digital I/O pin.
	BPWM_CH0	I/O	MFP3	PWM channel0 output/capture input.
	UART1_RXD	I	MFPB	Data receiver input pin for UART1.
30	PD.1	I/O	MFP0	General purpose digital I/O pin.
	ICE_CLK	I	MFP1	Serial wired debugger clock pin
	ACMP1_P2	A	MFP5	Analog comparator1 positive input pin.
	I2C0_SCL	I/O	MFP8	I ² C0 clock pin.
	SPI0_CLK	I/O	MFP9	SPI0 serial clock pin.
	SPI1_SS	I/O	MFPA	SPI1 slave select pin
31	UART0_TXD	O	MFPB	Data transmitter output pin for UART0.
	PC.3	I/O	MFP0	General purpose digital I/O pin.
	ACMP1_O	O	MFP5	Analog comparator1 output.
	PGA_O	A	MFP6	PGA output pin
	SPI0_CLK	I/O	MFP9	SPI0 serial clock pin.
	SPI1_SS	I/O	MFPA	SPI1 slave select pin

Table 4.1-1 QFN32 Pin Description

4.3.2.4 NM1120 Series QFN20 Pin Description

Pin No.	Pin Name	Type	MFP*	Description
1	VDD	A	MFP0	Power supply for I/O ports and LDO source for internal PLL and digital function.
2	PB.0	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH0	A	MFP2	ADC0 channel0 analog input.
	ACMP0_P0	A	MFP4	Analog comparator0 positive input pin.
	ECAP_P0	I	MFP7	Enhanced Input Capture input pin
3	PB.1	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH1	A	MFP2	ADC0 channel1 analog input.
	ACMP0_P1	A	MFP4	Analog comparator0 positive input pin.
	ECAP_P1	I	MFP7	Enhanced Input Capture input pin
4	PB.2	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH2	A	MFP2	ADC0 channel2 analog input.
	BPWM_CH1	I/O	MFP3	PWM channel1 output/capture input.
	ACMP0_P2	A	MFP4	Analog comparator0 positive input pin.
	ECAP_P2	I	MFP7	Enhanced Input Capture input pin
5	PB.4	I/O	MFP0	General purpose digital I/O pin.
	ADC1_CH0	A	MFP2	ADC1 channel0 analog input.
	ACMP0_N	A	MFP4	Analog comparator0 negative input pin.
	TM1	I/O	MFP7	Timer1 event counter input / toggle output
6	PC.1	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH4	A	MFP2	ADC0 channel4 analog input.
	STADC	I	MFP3	ADC external trigger input.
	ACMP0_P3	A	MFP4	Analog comparator0 positive input pin.
	ACMP1_P1	A	MFP5	Analog comparator1 positive input pin.
	SPI0_MOSI	I/O	MFP9	SPI0 1st MOSI (Master Out, Slave In) pin.
	SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
7	nRESET	I	MFP0	External reset input: active LOW, with an internal pull-up. Set this pin low reset to initial state.
8	PB.3	I/O	MFP0	General purpose digital I/O pin.
	ACMP1_N	A	MFP5	Analog comparator1 negative input pin.
	PGA_I	A	MFP6	PGA input pin
	TM0	I/O	MFP7	Timer0event counter input / toggle output
9	PC.2	I/O	MFP0	General purpose digital I/O pin.

Pin No.	Pin Name	Type	MFP*	Description
9	ADC1_CH2	A	MFP2	ADC1 channel2 analog input.
	BRAKE	I	MFP3	Brake input pin of EPWM.
	CCAP_P1	I	MFP7	Timer Continuous Capture input pin
	I2C1_SDA	I/O	MFP8	I ² C1 data input/output pin.
	SPI0_MISO	I/O	MFP9	SPI0 1st MISO (Master In, Slave Out) pin.
	SPI1_MOSI	I/O	MFPA	SPI1 MOSI (Master Out, Slave In) pin.
	UART1_RXD	I	MFPB	Data receiver input pin for UART1.
10	PD.2	I/O	MFP0	General purpose digital I/O pin.
	ICE_DAT	I/O	MFP1	Serial wired debugger data pin
	ADC1_CH1	A	MFP2	ADC1 channel1 analog input.
	CCAP_P0	I	MFP7	Timer Continuous Capture input pin
	I2C0_SDA	I/O	MFP8	I ² C0 data input/output pin.
	SPI0_MOSI	I/O	MFP9	SPI0 1st MOSI (Master Out, Slave In) pin.
	SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
	UART0_RXD	I	MFPB	Data receiver input pin for UART0.
11	PC.0	I/O	MFP0	General purpose digital I/O pin.
	ADC0_CH3	A	MFP2	ADC0 channel3 analog input.
	BPWM_CH0	I/O	MFP3	PWM channel0 output/capture input.
	ACMP1_P0	A	MFP5	Analog comparator1 positive input pin.
	I2C1_SCL	I/O	MFP8	I ² C1 clock pin.
	SPI0_SS	I/O	MFP9	SPI0 slave select pin.
	SPI1_CLK	I/O	MFPA	SPI1 serial clock pin
	UART1_TXD	O	MFPB	Data transmitter output pin for UART1.
12	PD.1	I/O	MFP0	General purpose digital I/O pin.
	ICE_CLK	I	MFP1	Serial wired debugger clock pin
	ACMP1_P2	A	MFP5	Analog comparator1 positive input pin.
	I2C0_SCL	I/O	MFP8	I ² C0 clock pin.
	SPI0_CLK	I/O	MFP9	SPI0 serial clock pin.
	SPI1_SS	I/O	MFPA	SPI1 slave select pin
	UART0_TXD	O	MFPB	Data transmitter output pin for UART0.
13	PC.3	I/O	MFP0	General purpose digital I/O pin.
	ACMP1_O	O	MFP5	Analog comparator1 output.
	PGA_O	A	MFP6	PGA output pin

Pin No.	Pin Name	Type	MFP*	Description
	SPI0_CLK	I/O	MFP9	SPI0 serial clock pin.
	SPI1_SS	I/O	MFPA	SPI1 slave select pin
14	PA.5	I/O	MFP0	General purpose digital I/O pin.
	XT_OUT	O	MFP1	External 4~24 MHz (high speed) crystal output pin.
	EPWM_CH5	I/O	MFP3	PWM channel5 output/capture input.
	ACMPO_O	O	MFP4	Analog comparator0 output.
15	PA.4	I/O	MFP0	General purpose digital I/O pin.
	XT_IN	I	MFP1	External 4~24 MHz (high speed) crystal input pin.
	EPWM_CH4	I/O	MFP3	PWM channel4 output/capture input.
16	PA.3	I/O	MFP0	General purpose digital I/O pin.
	EPWM_CH3	I/O	MFP3	PWM channel3 output/capture input.
	I2C0_SCL	I/O	MFP8	I ² C0 clock pin.
	SPI0_CLK	I/O	MFP9	SPI0 serial clock pin.
	SPI1_SS	I/O	MFPA	SPI1 slave select pin
	UART0_TXD	O	MFPB	Data transmitter output pin for UART0.
17	PA.2	I/O	MFP0	General purpose digital I/O pin.
	EPWM_CH2	I/O	MFP3	PWM channel2 output/capture input.
	I2C0_SDA	I/O	MFP8	I ² C0 data input/output pin.
	SPI0_MOSI	I/O	MFP9	SPI0 1st MOSI (Master Out, Slave In) pin.
	SPI1_MISO	I/O	MFPA	SPI1 MISO (Master In, Slave Out) pin.
	UART0_RXD	I	MFPB	Data receiver input pin for UART0.
18	PA.1	I/O	MFP0	General purpose digital I/O pin.
	EPWM_CH1	I/O	MFP3	PWM channel1 output/capture input.
	I2C1_SDA	I/O	MFP8	I ² C1 data input/output pin.
	SPI0_MISO	I/O	MFP9	SPI0 1st MISO (Master In, Slave Out) pin.
	SPI1_MOSI	I/O	MFPA	SPI1 MOSI (Master Out, Slave In) pin.
	UART1_RXD	I	MFPB	Data receiver input pin for UART1.
19	PA.0	I/O	MFP0	General purpose digital I/O pin.
	CLKO	O	MFP1	Clock Out
	EPWM_CH0	I/O	MFP3	PWM channel0 output/capture input.
	I2C1_SCL	I/O	MFP8	I ² C1 clock pin.
	SPI0_SS	I/O	MFP9	SPI0 slave select pin.
	SPI1_CLK	I/O	MFPA	SPI1 serial clock pin

Pin No.	Pin Name	Type	MFP*	Description
	UART1_TXD	O	MFPB	Data transmitter output pin for UART1.
20	V _{ss}	A	MFP0	Ground pin for digital circuit.

Table 4.1-2 QFN20 Pin Description

4.3.3 GPIO Multi-function Pin Summary

MFP* = Multi-function pin. (Refer to section SYS_GPx_MFP)

PA.0 MFP0 means SYS_GPA_MFP[3:0]=0x0.

PA.4 MFP5 means SYS_GPA_MFP[19:16]=0x5.

Group	Pin Name	GPIO	MFP*	Type	Description
ACMP0	ACMP0_P0	PB.0	MFP4	A	Comparator0 positive input pin.
	ACMP0_P1	PB.1	MFP4	A	Comparator0 positive input pin.
	ACMP0_P2	PB.2	MFP4	A	Comparator0 positive input pin.
	ACMP0_N	PB.4	MFP4	A	Comparator0 negative input pin.
	ACMP0_P3	PC.1	MFP4	A	Comparator0 positive input pin.
	ACMP0_O	PA.5	MFP4	O	Comparator0 output pin.
ACMP1	ACMP1_P1	PC.1	MFP5	A	Comparator1 positive input pin.
	ACMP1_N	PB.3	MFP5	A	Comparator1 negative input pin.
	ACMP1_O	PC.3	MFP5	O	Comparator1 output pin.
	ACMP1_P2	PD.1	MFP5	A	Comparator1 positive input pin.
	ACMP1_P0	PC.0	MFP5	A	Comparator1 positive input pin.
ADC0	ADC0_CH0	PB.0	MFP2	A	ADC0 analog input channel 0.
	ADC0_CH1	PB.1	MFP2	A	ADC0 analog input channel 1.
	ADC0_CH2	PB.2	MFP2	A	ADC0 analog input channel 2.
	ADC0_CH4	PC.1	MFP2	A	ADC0 analog input channel 4.
	ADC0_CH3	PC.0	MFP2	A	ADC0 analog input channel 3.
ADC1	ADC1_CH0	PB.4	MFP2	A	ADC1 analog input channel 0.
	ADC1_CH2	PC.2	MFP2	A	ADC1 analog input channel 2.
	ADC1_CH1	PD.2	MFP2	A	ADC1 analog input channel 1.
BPWM	BPWM_CH1	PB.2	MFP3	O	Basic PWM channel 1 output
	BPWM_CH0	PC.0	MFP3	O	Basic PWM channel 0 output
	BPWM_CH1	PD.3	MFP3	O	Basic PWM channel 1 output
	BPWM_CH0	PD.4	MFP3	O	Basic PWM channel 0 output
CCAP	CCAP_P1	PC.2	MFP7	I	Continuous Capture Input
	CCAP_P0	PD.2	MFP7	I	Continuous Capture Input
CLKO	CLKO	PA.0	MFP1	O	Clock output pin.
ECAP	ECAP_P0	PB.0	MFP7	I	Input capture channel 0
	ECAP_P1	PB.1	MFP7	I	Input capture channel 1
	ECAP_P2	PB.2	MFP7	I	Input capture channel 2

EPWM	BRAKE	PC.2	MFP3	I	EPWM brake pin.
	EPWM_CH5	PA.5	MFP3	O	Enhanced PWM output pin.
	EPWM_CH4	PA.4	MFP3	O	Enhanced PWM output pin.
	EPWM_CH3	PA.3	MFP3	O	Enhanced PWM output pin.
	EPWM_CH2	PA.2	MFP3	O	Enhanced PWM output pin.
	EPWM_CH1	PA.1	MFP3	O	Enhanced PWM output pin.
	EPWM_CH0	PA.0	MFP3	O	Enhanced PWM output pin.
I2C	I2C1_SDA	PC.2	MFP8	I/O	I ² C1 data pin.
	I2C0_SDA	PD.2	MFP8	I/O	I ² C0 data pin.
	I2C0_SCL	PD.1	MFP8	I/O	I ² C0 clock pin.
	I2C1_SCL	PC.0	MFP8	I/O	I ² C1 clock pin.
	I2C0_SCL	PA.3	MFP8	I/O	I ² C0 clock pin.
	I2C0_SDA	PA.2	MFP8	I/O	I ² C0 data pin.
	I2C1_SDA	PA.1	MFP8	I/O	I ² C1 data pin.
	I2C1_SCL	PA.0	MFP8	I/O	I ² C1 clock pin.
ICE	ICE_DAT	PD.2	MFP1	I/O	Serial wired debugger data pin
	ICE_CLK	PD.1	MFP1	I	Serial wired debugger clock pin
nRESET	nRESET			I	External reset pin, internal pull-high.
PGA	PGA_I	PB.3	MFP6	A	PGA analog input pin.
	PGA_O	PC.3	MFP6	A	PGA analog output pin.
SPI0	SPI0_MOSI	PC.1	MFP9	I/O	SPI0 MOSI (Master Out, Slave In) pin.
	SPI0_MISO	PC.2	MFP9	I/O	SPI0 MISO (Master In, Slave Out) pin.
	SPI0_MOSI	PD.2	MFP9	I/O	SPI0 MOSI (Master Out, Slave In) pin.
	SPI0_CLK	PC.3	MFP9	I/O	SPI0 clock pin.
	SPI0_CLK	PD.1	MFP9	I/O	SPI0 clock pin.
	SPI0_SS	PC.0	MFP9	I	SPI0 slave selection pin.
	SPI0_CLK	PA.3	MFP9	I/O	SPI0 clock pin.
	SPI0_MOSI	PA.2	MFP9	I/O	SPI0 MOSI (Master Out, Slave In) pin.
	SPI0_MISO	PA.1	MFP9	I/O	SPI0 MISO (Master In, Slave Out) pin.
	SPI0_SS	PA.0	MFP9	I	SPI0 slave selection pin.
SPI1	SPI1_MISO	PC.1	MFPA	I/O	SPI1 MISO (Master In, Slave Out) pin
	SPI1_MOSI	PC.2	MFPA	I/O	SPI1 MOSI (Master Out, Slave In) pin.
	SPI1_MISO	PD.2	MFPA	I/O	SPI1 MISO (Master In, Slave Out) pin
	SPI1_SS	PC.3	MFPA	I/O	SPI1 Slave Select

	SPI1_SS	PD.1	MFPA	I/O	SPI1 Slave Select
	SPI1_CLK	PC.0	MFPA	I/O	SPI1 clock pin.
	SPI1_SS	PA.3	MFPA	I	SPI1 slave selection pin.
	SPI1_MISO	PA.2	MFPA	I/O	SPI1 MISO (Master In, Slave Out) pin.
	SPI1_MOSI	PA.1	MFPA	I/O	SPI1 MOSI (Master Out, Slave In) pin.
	SPI1_CLK	PA.0	MFPA	I/O	SPI1 clock pin.
STADC	STADC	PC.1	MFP3	I	External ADC trigger input pin.
TM0	TM0	PB.3	MFP7	I	Timer0 event counter input / toggle output
TM1	TM1	PB.4	MFP7	I	Timer1 event counter input / toggle output
UART0	UART0_RXD	PD.2	MFPB	I	UART0 data receiver input pin.
	UART0_TXD	PD.1	MFPB	O	UART0 data transmitter output pin.
	UART0_TXD	PA.3	MFPB	O	UART0 data transmitter output pin.
	UART0_RXD	PA.2	MFPB	I	UART0 data receiver input pin.
	UART0_TXD	PD.5	MFPB	O	UART0 data transmitter output pin.
	UART0_RXD	PD.6	MFPB	I	UART0 data receiver input pin.
UART1	UART1_RXD	PC.2	MFPB	I	UART1 data receiver input pin.
	UART1_TXD	PC.0	MFPB	O	UART1 data transmitter output pin.
	UART1_RXD	PA.1	MFPB	I	UART1 data receiver input pin.
	UART1_TXD	PA.0	MFPB	O	UART1 data transmitter output pin.
	UART1_TXD	PD.3	MFPB	O	UART1 data transmitter output pin.
	UART1_RXD	PD.4	MFPB	I	UART1 data receiver input pin.
XT	XT_OUT	PA.5	MPF1	A	External crystal output pin.
	XT_IN	PA.4	MPF1	A	External crystal input pin.

Table 4.1-2 TSSOP20 Multi-function Pin Summary

5 BLOCK DIAGRAM

5.1 NuMicro® NM1120 Block Diagram




Figure 5.1-1 NuMicro® NM1120 Block Diagram

6 FUNCTIONAL DESCRIPTION

6.1 ARM® Cortex®-M0 Core

The Cortex®-M0 processor is a configurable, multistage, 32-bit RISC processor, which has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute Thumb code and is compatible with other Cortex®-M profile processor. The profile supports two modes – Thread mode and Handler mode. Handler mode is entered as a result of an exception. An exception return can only be issued in Handler mode. Thread mode is entered on Reset, and can be entered as a result of an exception return. Figure 5.1-1 shows the functional controller of processor.




Figure 5.1-1 Functional Block Diagram

The implemented device provides:

- A low gate count processor:
 - ARMv6-M Thumb® instruction set
 - Thumb-2 technology
 - ARMv6-M compliant 24-bit SysTick timer
 - A 32-bit hardware multiplier
 - System interface supported with little-endian data accesses
 - Ability to have deterministic, fixed-latency, interrupt handling
 - Load/store-multiples and multicycle-multiplies that can be abandoned and restarted to facilitate rapid interrupt handling
 - C Application Binary Interface compliant exception model. This is the ARMv6-M, C Application Binary Interface (C-ABI) compliant exception model that enables the use of pure C functions as interrupt handlers
 - Low Power Sleep mode entry using the Wait For Interrupt (WFI), Wait For Event (WFE) instructions, or return from interrupt sleep-on-exit feature

- NVIC:
 - 32 external interrupt inputs, each with four levels of priority
 - Dedicated Non-maskable Interrupt (NMI) input
 - Supports for both level-sensitive and pulse-sensitive interrupt lines
 - Supports Wake-up Interrupt Controller (WIC) and, providing Ultra-low Power Sleep mode
- Debug support:
 - Four hardware breakpoints
 - Two watchpoints
 - Program Counter Sampling Register (PCSR) for non-intrusive code profiling
 - Single step and vector catch capabilities
- Bus interfaces:
 - Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory
 - Single 32-bit slave port that supports the DAP (Debug Access Port)

6.1.1 System Timer (SysTick)

The Cortex[®]-M0 includes an integrated system timer, SysTick, which provides a simple, 24-bit cleared-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

An RTOS tick timer fires at a programmable rate (for example 100Hz) and invokes a SysTick routine.

A high-speed alarm timer uses Core clock.

A variable rate alarm or signal timer – the duration range is dependent on the reference clock used and the dynamic range of the counter.

A simple counter can be used by software to measure task completion time.

An internal Clock Source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

When enabled, the timer will count down from the value in the SysTick Current Value Register (SYST_CVR) to 0, and reload (wrap) to the value in the SysTick Reload Value Register (SYST_RVR) on the next clock edge, and then decrement on subsequent clocks. When the counter transitions to 0, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on read.

The SYST_CVR value is UNKNOWN on reset. Software should write to the register to clear it to 0 before enabling the feature. This ensures the timer will count from the SYST_RVR value rather than an arbitrary value when it is enabled.

If the SYST_RVR is zero, the timer will be maintained with a current value of zero after it is reloaded with this value. This mechanism can be used to disable the feature independently from the timer enable bit.

For more detailed information, please refer to the “ARM[®] Cortex[®]-M0 Technical Reference Manual” and “ARM[®] v6-M Architecture Reference Manual”.

6.1.2 System Control Registers

Key control and status features of Cortex[®]-M0 are managed centrally in a System Control Block within the System Control Registers.

For more detailed information, please refer to the “ARM[®] Cortex[®]-M0 Technical Reference Manual” and “ARM[®] v6-M Architecture Reference Manual”.

6.1.3 System Control Register Memory Map

R: read only, **W:** write only, **R/W:** both read and write

Register	Offset	R/W	Description	Reset Value
SCS Base Address:				
SCS_BA = 0xE000_E000				
SCS_CPUID	SCS_BA+0xD00	R	CPUID Base Register	0x410C_C200
SCS_ICSR	SCS_BA+0xD04	R/W	Interrupt Control State Register	0x0000_0000
SCS_SCR	SCS_BA+0xD10	R/W	System Control Register	0x0000_0000
SCS_SHPR2	SCS_BA+0xD1C	R/W	System Handler Priority Register 2	0x0000_0000
SCS_SHPR3	SCS_BA+0xD20	R/W	System Handler Priority Register 3	0x0000_0000

6.2 Memory Organization

6.2.1 Overview

The NuMicro[®] NM1120 series provides 4G-byte addressing space. The addressing space assigned to each on-chip controllers is shown in Figure 5.1-2. The detailed register definition, addressing space, and programming details will be described in the following sections for each on-chip peripheral. The NM1120 series only supports little-endian data format.

	Reserved
0x0030_0004	User Configuration (8B)
0x0030_0000	
	Reserved
0x0028_01FF	Security Protection ROM2 (SPROM1 512B)
0x0028_0000	
	Reserved
0x0024_01FF	Security Protection ROM1 (SPROM1 512B)
0x0024_0000	
	Reserved
0x0020_01FF	Security Protection ROM0 (SPROM0 512B)
0x0020_0000	
	Reserved
0x0010_07FF	Loader ROM (LDROM 2KB)
0x0010_0000	
	Reserved
0x0000_75FF	ApplicationROM (APROM 29.5KB)
0x0000_0000	

Figure 5.1-2 NuMicro® NM1120 Flash, Security and Configuration Map

6.2.2 System Memory Map

The NM1120 series provides 4G-byte addressing space. The memory locations assigned to each on-chip controllers are shown in Table 5.1-1. The detailed register definition, memory space, and programming will be described in the following sections for each on-chip peripheral. The NM1120 series only supports little-endian data format.

The memory locations assigned to each on-chip controllers are shown in Table 5.1-1.

Address Space	Token	Controllers
Flash and SRAM Memory Space		
0x0000_0000 – 0x0000_75FF	FLASH_BA	FLASH Memory Space (29.5KB)
0x0010_0000 – 0x0010_07FF	LD_BA	Loader Memory Space (2 KB)
0x0020_0000 – 0x0020_01FF	SP0_BA	Security Program Memory 0 Space (0.5 KB)
0x0024_0000 – 0x0024_01FF	SP1_BA	Security Program Memory 1 Space (0.5 KB)
0x0028_0000 – 0x0028_01FF	SP2_BA	Security Program Memory 2 Space (0.5 KB)
0x2000_0000 – 0x2000_0FFF	SRAM_BA	SRAM Memory Space (4 KB)
AHB Modules Space (0x5000_0000 – 0x501F_FFFF)		
0x5000_0000 – 0x5000_01FF	SYS_BA	System Control Registers
0x5000_0200 – 0x5000_02FF	CLK_BA	Clock Control Registers
0x5000_0300 – 0x5000_03FF	INT_BA	Interrupt Multiplexer Control Registers
0x5000_4000 – 0x5000_7FFF	GPIO_BA	GPIO Control Registers
0x5000_C000 – 0x5000_FFFF	FMC_BA	Flash Memory Control Registers
0x5001_4000 – 0x5001_7FFF	HDIV_BA	Hardware Divider Control Register
APB Controllers Space (0x4000_0000 ~ 0x401F_FFFF)		
0x4000_4000 – 0x4000_7FFF	WDT_BA	Watchdog Timer Control Registers
0x4001_0000 – 0x4001_3FFF	TMR01_BA	Timer0/Timer1 Control Registers
0x4004_0000 – 0x4004_3FFF	EPWM_BA	Enhance PWM Control Registers
0x4007_0000 – 0x4007_3FFF	USCI0_BA	USCI0 Control Registers
0x400D_0000 – 0x400D_3FFF	ACMP_BA	Analog Comparator 0/1 Control Registers
0x400E_0000 – 0x400E_3FFF	ADC_BA	ADC Control Registers
0x400F_0000 – 0x400F_3FFF	PGA_BA	Programmable Gain Amplifier Control Register
0x4014_0000 – 0x4014_3FFF	BPWM_BA	Basic PWM Control Registers
0x4017_0000 – 0x4017_3FFF	USCI1_BA	USCI1 Control Registers
0x401B_0000 – 0x401B_3FFF	ECAP_BA	Enhanced Input Capture Timer Register
System Controllers Space (0xE000_E000 ~ 0xE000_EFFF)		
0xE000_E010 – 0xE000_E0FF	SCS_BA	System Timer Control Registers
0xE000_E100 – 0xE000_ECFF	SCS_BA	External Interrupt Controller Control Registers

0xE000_ED00 – 0xE000_ED8F	SCS_BA	System Control Registers
---------------------------	--------	--------------------------

Table 5.1-1 Address Space Assignments for On-Chip Modules

6.2.3 SRAM Memory Organization

The NM1120 supports embedded SRAM with total 4 Kbytes size.

- Supports total 4 Kbytes SRAM
- Supports byte / half word / word write
- Supports oversize response error




Figure 5.1-3 SRAM Block Diagram

6.3 Nested Vectored Interrupt Control (NVIC)

6.3.1 Overview

The Cortex[®]-M0 CPU provides an interrupt controller as an integral part of the exception mode, named as “Nested Vectored Interrupt Controller (NVIC)”, which is closely coupled to the processor core and provides following features.

6.3.2 Features

- Nested and Vectored interrupt support
- Automatic processor state saving and restoration
- Dynamic priority change
- Reduced and deterministic interrupt latency

The NVIC prioritizes and handles all supported exceptions. All exceptions are handled in “Handler Mode”. This NVIC architecture supports 32 (IRQ[31:0]) discrete interrupts with 4 levels of priority. All of the interrupts and most of the system exceptions can be configured to different priority levels. When an interrupt occurs, the NVIC will compare the priority of the new interrupt to the current running one’s priority. If the priority of the new interrupt is higher than the current one, the new interrupt handler will override the current handler.

When an interrupt is accepted, the starting address of the Interrupt Service Routine (ISR) is fetched from a vector table in memory. There is no need to determine which interrupt is accepted and branch to the starting address of the correlated ISR by software. While the starting address is fetched, NVIC will also automatically save processor state including the registers “PC, PSR, LR, R0~R3, R12” to the stack. At the end of the ISR, the NVIC will restore the mentioned registers from stack and resume the normal execution. Thus it will take less and deterministic time to process the interrupt request.

The NVIC supports “Tail Chaining” which handles back-to-back interrupts efficiently without the overhead of states saving and restoration and therefore reduces delay time in switching to pending ISR at the end of current ISR. The NVIC also supports “Late Arrival” which improves the efficiency of concurrent ISRs. When a higher priority interrupt request occurs before the current ISR starts to execute (at the stage of state saving and starting address fetching), the NVIC will give priority to the higher one without delay penalty. Thus it advances the real-time capability.

For more detailed information, please refer to the “ARM[®] Cortex[®]-M0 Technical Reference Manual” and “ARM[®] v6-M Architecture Reference Manual”.

The processor automatically stacks its state on exception entry and unstacks this state on exception exit, with no instruction overhead. This provides low latency exception handling.

6.3.3 Exception Model and System Interrupt Map

Table 6.3-1 lists the exception model supported by the NM1120 series. Software can set four levels of priority on some of these exceptions as well as on all interrupts. The highest user-configurable priority is denoted as 0 and the lowest priority is denoted as 3. The default priority of all the user-configurable interrupts is 0. Note that the priority 0 is treated as the fourth priority on

the system, after three system exceptions “Reset”, “NMI” and “Hard Fault”.

Exception Name	Vector Number	Priority
Reset	1	-3
NMI	2	-2
Hard Fault	3	-1
Reserved	4 ~ 10	Reserved
SVCALL	11	Configurable
Reserved	12 ~ 13	Reserved
PendSV	14	Configurable
SysTick	15	Configurable
Interrupt (IRQ0 ~ IRQ31)	16 ~ 47	Configurable

Table 6.3-1 Exception Model

Vector Number	Interrupt Number (Bit In Interrupt Registers)	Interrupt Name	Interrupt Description
0 ~ 15	-	-	System exceptions
16	0	BOD_OUT	Brown-Out low voltage detected interrupt
17	1	WDTPINT	Watchdog Timer interrupt
18	2	USCI0	USCI0 interrupt
19	3	USCI1	USCI1 interrupt
20	4	GP_INT	External interrupt from GPA ~ GPD pins
21	5	EPWM_INT	EPWM interrupt
22	6	BRAKE0_INT	EPWM brake interrupt from PWM0 or PWM_BRAKE pin
23	7	BRAKE1_INT	EPWM brake interrupt from PWM1
24	8	BPWM0_INT	BPWM0 interrupt
25	9	BPWM1_INT	BPWM1 interrupt
26	10	Reserved	Reserved
27	11	Reserved	Reserved
28	12	Reserved	Reserved
29	13	Reserved	Reserved
30	14	Reserved	Reserved
31	15	ECAP_INT	Enhanced Input Capture interrupt
32	16	CCAP_INT	Continues Input Capture interrupt

33	17	Reserved	Reserved
34	18	Reserved	Reserved
35	19	Reserved	Reserved
36	20	Reserved	Reserved
37	21	HIRCTRIM_INT	HIRC TRIM interrupt
38	22	TMR0_INT	Timer 0 interrupt
39	23	TMR1_INT	Timer 1 interrupt
40	24	Reserved	Reserved
41	25	Reserved	Reserved
42	26	ACMP_INT	Analog Comparator 0 or Comparator 1 interrupt
43	27	Reserved	Reserved
44	28	PWRWU_INT	Chip wake-up from Power-down state interrupt
45	29	ADC0_INT	ADC0 interrupt
46	30	ADC1_INT	ADC1 interrupt
47	31	ADCWCMP_INT	ADC Window Compare interrupt

Table 6.3-2 System Interrupt Map Vector Table

6.3.4 Vector Table

When an interrupt is accepted, the processor will automatically fetch the starting address of the interrupt service routine (ISR) from a vector table in memory. For ARMv6-M, the vector table based address is fixed at 0x00000000. The vector table contains the initialization value for the stack pointer on reset, and the entry point addresses for all exception handlers. The vector number on previous page defines the order of entries in the vector table associated with the exception handler entry as illustrated in previous section.

Vector Table Word Offset (Bytes)	Description
0x00	Initial Stack Pointer Value
Exception Number * 0x04	Exception Entry Pointer using that Exception Number

Table 6.3-3 Vector Table Format

6.3.5 Operation Description

The NVIC interrupts can be enabled and disabled by writing to their corresponding Interrupt Set-Enable or Interrupt Clear-Enable register bit-field. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current enabled state of the corresponding interrupts. When an interrupt is disabled, interrupt assertion will cause the interrupt to become Pending, however, the interrupt will not activate. If an interrupt is Active when it is disabled, it remains in its Active state until cleared by reset or an exception return. Clearing the enable bit prevents new activations of the associated interrupt.

NVIC interrupts can be pended/un-pended using a complementary pair of registers to those used

to enable/disable the interrupts, named the Set-Pending Register and Clear-Pending Register respectively. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current pended state of the corresponding interrupts. The Clear-Pending Register has no effect on the execution status of an Active interrupt.


NVIC interrupts are prioritized by updating an 8-bit field within a 32-bit register (each register supporting four interrupts).

The general registers associated with the NVIC are all accessible from a block of memory in the System Control Space and will be described in next section.

6.3.6 NVIC Control Registers Description

IRQ0 ~ IRQ31 Set-enable Control Register (NVIC_ISER)

Register	Offset	R/W	Description					Reset Value
NVIC_ISER	SCS_BA+0x100	R/W	IRQ0 ~ IRQ31 Set-Enable Control Register					0x0000_0000



Bits	Description	
[31:0]	SETENA	<p>Interrupt Enable Register</p> <p>Enable one or more interrupts. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47).</p> <p>Write operation:</p> <p>0 = No effect.</p> <p>1 = Write 1 to enable associated interrupt.</p> <p>Read operation:</p> <p>0 = Associated interrupt status is Disabled.</p> <p>1 = Associated interrupt status is Enabled.</p> <p>Read value indicates the current enable status.</p>

IRQ0 ~ IRQ31 Clear-enable Control Register (NVIC_ICER)

Register	Offset	R/W	Description					Reset Value
NVIC_ICER	SCS_BA+0x180	R/W	IRQ0 ~ IRQ31 Clear-Enable Control Register					0x0000_0000

31	30	29	28	27	26	25	24
CLRENA							
23	22	21	20	19	18	17	16
CLRENA							
15	14	13	12	11	10	9	8
CLRENA							
7	6	5	4	3	2	1	0
CLRENA							

Bits	Description	
[31:0]	CLRENA	<p>Interrupt Disable Register</p> <p>Disable one or more interrupts. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47).</p> <p>Write operation:</p> <p>0 = No effect.</p> <p>1 = Write 1 to disable associated interrupt.</p> <p>Read operation:</p> <p>0 = Associated interrupt status Disabled.</p> <p>1 = Associated interrupt status Enabled.</p> <p>Note: Read value indicates the current enable status.</p>

IRQ0 ~ IRQ31 Set-pending Control Register (NVIC_ISPR)

Register	Offset	R/W	Description					Reset Value
NVIC_ISPR	SCS_BA+0x200	R/W	IRQ0 ~ IRQ31 Set-Pending Control Register					0x0000_0000

31	30	29	28	27	26	25	24
SETPEND							
23	22	21	20	19	18	17	16
SETPEND							
15	14	13	12	11	10	9	8
SETPEND							
7	6	5	4	3	2	1	0
SETPEND							

Bits	Description	
[31:0]	SETPEND	<p>Set Interrupt Pending Register</p> <p>Write operation:</p> <p>0 = No effect.</p> <p>1 = Write 1 to set pending state. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47).</p> <p>Read operation:</p> <p>0 = Associated interrupt is not in pending status.</p> <p>1 = Associated interrupt is in pending status.</p> <p>Note: Read value indicates the current pending status.</p>

IRQ0 ~ IRQ31 Clear-pending Control Register (NVIC_ICPR)

Register	Offset	R/W	Description					Reset Value
NVIC_ICPR	SCS_BA+0x280	R/W	IRQ0 ~ IRQ31 Clear-Pending Control Register					0x0000_0000

31	30	29	28	27	26	25	24
CLRPEND							
23	22	21	20	19	18	17	16
CLRPEND							
15	14	13	12	11	10	9	8
CLRPEND							
7	6	5	4	3	2	1	0
CLRPEND							

Bits	Description	
[31:0]	CLRPEND	<p>Clear Interrupt Pending Register</p> <p>Write operation:</p> <p>0 = No effect.</p> <p>1 = Write 1 to clear pending state. Each bit represents an interrupt number from IRQ0 ~ IRQ31 (Vector number from 16 ~ 47).</p> <p>Read operation:</p> <p>0 = Associated interrupt is not in pending status.</p> <p>1 = Associated interrupt is in pending status.</p> <p>Note: Read value indicates the current pending status.</p>

IRQ0 ~ IRQ3 Interrupt Priority Register (NVIC_IPR0)

Register	Offset	R/W	Description					Reset Value
NVIC_IPR0	SCS_BA+0x400	R/W	IRQ0 ~ IRQ3 Interrupt Priority Control Register					0x0000_0000

31	30	29	28	27	26	25	24	
PRI_3		Reserved						
23	22	21	20	19	18	17	16	
PRI_2		Reserved						
15	14	13	12	11	10	9	8	
PRI_1		Reserved						
7	6	5	4	3	2	1	0	
PRI_0		Reserved						

Bits	Description	
[31:30]	PRI_3	Priority of IRQ3 0 denotes the highest priority and 3 denotes the lowest priority.
[29:24]	Reserved	Reserved.
[23:22]	PRI_2	Priority of IRQ2 0 denotes the highest priority and 3 denotes the lowest priority.
[21:16]	Reserved	Reserved.
[15:14]	PRI_1	Priority of IRQ1 0 denotes the highest priority and 3 denotes the lowest priority.
[13:8]	Reserved	Reserved.
[7:6]	PRI_0	Priority of IRQ0 0 denotes the highest priority and 3 denotes the lowest priority.
[5:0]	Reserved	Reserved.

IRQ4 ~ IRQ7 Interrupt Priority Register (NVIC_IPR1)

Register	Offset	R/W	Description					Reset Value
NVIC_IPR1	SCS_BA+0x404	R/W	IRQ4 ~ IRQ7 Interrupt Priority Control Register					0x0000_0000

31	30	29	28	27	26	25	24	
PRI_7		Reserved						
23	22	21	20	19	18	17	16	
PRI_6		Reserved						
15	14	13	12	11	10	9	8	
PRI_5		Reserved						
7	6	5	4	3	2	1	0	
PRI_4		Reserved						

Bits	Description	
[31:30]	PRI_7	Priority of IRQ7 0 denotes the highest priority and 3 denotes the lowest priority.
[29:24]	Reserved	Reserved.
[23:22]	PRI_6	Priority of IRQ6 0 denotes the highest priority and 3 denotes the lowest priority.
[21:16]	Reserved	Reserved.
[15:14]	PRI_5	Priority of IRQ5 0 denotes the highest priority and 3 denotes the lowest priority.
[13:8]	Reserved	Reserved.
[7:6]	PRI_4	Priority of IRQ4 0 denotes the highest priority and 3 denotes the lowest priority.
[5:0]	Reserved	Reserved.

IRQ8 ~ IRQ11 Interrupt Priority Register (NVIC_IPR2)

Register	Offset	R/W	Description					Reset Value
NVIC_IPR2	SCS_BA+0x408	R/W	IRQ8 ~ IRQ11 Interrupt Priority Control Register					0x0000_0000

31	30	29	28	27	26	25	24	
PRI_11								Reserved
23	22	21	20	19	18	17	16	
PRI_10								Reserved
15	14	13	12	11	10	9	8	
PRI_9								Reserved
7	6	5	4	3	2	1	0	
PRI_8								Reserved

Bits	Description	
[31:30]	PRI_11	Priority of IRQ11 0 denotes the highest priority and 3 denotes the lowest priority.
[29:24]	Reserved	Reserved.
[23:22]	PRI_10	Priority of IRQ10 0 denotes the highest priority and 3 denotes the lowest priority.
[21:16]	Reserved	Reserved.
[15:14]	PRI_9	Priority of IRQ9 0 denotes the highest priority and 3 denotes the lowest priority.
[13:8]	Reserved	Reserved.
[7:6]	PRI_8	Priority of IRQ8 0 denotes the highest priority and 3 denotes the lowest priority.
[5:0]	Reserved	Reserved.

IRQ12 ~ IRQ15 Interrupt Priority Register (NVIC_IPR3)

Register	Offset	R/W	Description					Reset Value
NVIC_IPR3	SCS_BA+0x40C	R/W	IRQ12 ~ IRQ15 Interrupt Priority Control Register					0x0000_0000

31	30	29	28	27	26	25	24	
PRI_15								Reserved
23	22	21	20	19	18	17	16	
PRI_14								Reserved
15	14	13	12	11	10	9	8	
PRI_13								Reserved
7	6	5	4	3	2	1	0	
PRI_12								Reserved

Bits	Description	
[31:30]	PRI_15	Priority of IRQ15 0 denotes the highest priority and 3 denotes the lowest priority.
[29:24]	Reserved	Reserved.
[23:22]	PRI_14	Priority of IRQ14 0 denotes the highest priority and 3 denotes the lowest priority.
[21:16]	Reserved	Reserved.
[15:14]	PRI_13	Priority of IRQ13 0 denotes the highest priority and 3 denotes the lowest priority.
[13:8]	Reserved	Reserved.
[7:6]	PRI_12	Priority of IRQ12 0 denotes the highest priority and 3 denotes the lowest priority.
[5:0]	Reserved	Reserved.

IRQ16 ~ IRQ19 Interrupt Priority Register (NVIC_IPR4)

Register	Offset	R/W	Description					Reset Value
NVIC_IPR4	SCS_BA+0x410	R/W	IRQ16 ~ IRQ19 Interrupt Priority Control Register					0x0000_0000

31	30	29	28	27	26	25	24	
PRI_19								Reserved
23	22	21	20	19	18	17	16	
PRI_18								Reserved
15	14	13	12	11	10	9	8	
PRI_17								Reserved
7	6	5	4	3	2	1	0	
PRI_16								Reserved

Bits	Description	
[31:30]	PRI_19	Priority of IRQ19 0 denotes the highest priority and 3 denotes the lowest priority.
[29:24]	Reserved	Reserved.
[23:22]	PRI_18	Priority of IRQ18 0 denotes the highest priority and 3 denotes the lowest priority.
[21:16]	Reserved	Reserved.
[15:14]	PRI_17	Priority of IRQ17 0 denotes the highest priority and 3 denotes the lowest priority.
[13:8]	Reserved	Reserved.
[7:6]	PRI_16	Priority of IRQ16 0 denotes the highest priority and 3 denotes the lowest priority.
[5:0]	Reserved	Reserved.

IRQ20 ~ IRQ23 Interrupt Priority Register (NVIC_IPR5)

Register	Offset	R/W	Description					Reset Value
NVIC_IPR5	SCS_BA+0x414	R/W	IRQ20 ~ IRQ23 Interrupt Priority Control Register					0x0000_0000

31	30	29	28	27	26	25	24	
PRI_23		Reserved						
23	22	21	20	19	18	17	16	
PRI_22		Reserved						
15	14	13	12	11	10	9	8	
PRI_21		Reserved						
7	6	5	4	3	2	1	0	
PRI_20		Reserved						

Bits	Description	
[31:30]	PRI_23	Priority of IRQ23 0 denotes the highest priority and 3 denotes the lowest priority.
[29:24]	Reserved	Reserved.
[23:22]	PRI_22	Priority of IRQ22 0 denotes the highest priority and 3 denotes the lowest priority.
[21:16]	Reserved	Reserved.
[15:14]	PRI_21	Priority of IRQ21 0 denotes the highest priority and 3 denotes the lowest priority.
[13:8]	Reserved	Reserved.
[7:6]	PRI_20	Priority of IRQ20 0 denotes the highest priority and 3 denotes the lowest priority.
[5:0]	Reserved	Reserved.

IRQ24 ~ IRQ27 Interrupt Priority Register (NVIC_IPR6)

Register	Offset	R/W	Description					Reset Value
NVIC_IPR6	SCS_BA+0x418	R/W	IRQ24 ~ IRQ27 Interrupt Priority Control Register					0x0000_0000

31	30	29	28	27	26	25	24	
PRI_27		Reserved						
23	22	21	20	19	18	17	16	
PRI_26		Reserved						
15	14	13	12	11	10	9	8	
PRI_25		Reserved						
7	6	5	4	3	2	1	0	
PRI_24		Reserved						

Bits	Description	
[31:30]	PRI_27	Priority of IRQ27 0 denotes the highest priority and 3 denotes the lowest priority.
[29:24]	Reserved	Reserved.
[23:22]	PRI_26	Priority of IRQ26 0 denotes the highest priority and 3 denotes the lowest priority.
[21:16]	Reserved	Reserved.
[15:14]	PRI_25	Priority of IRQ25 0 denotes the highest priority and 3 denotes the lowest priority.
[13:8]	Reserved	Reserved.
[7:6]	PRI_24	Priority of IRQ24 0 denotes the highest priority and 3 denotes the lowest priority.
[5:0]	Reserved	Reserved.

IRQ28 ~ IRQ31 Interrupt Priority Register (NVIC_IPR7)

Register	Offset	R/W	Description					Reset Value
NVIC_IPR7	SCS_BA+0x41C	R/W	IRQ28 ~ IRQ31 Interrupt Priority Control Register					0x0000_0000

31	30	29	28	27	26	25	24	
PRI_31		Reserved						
23	22	21	20	19	18	17	16	
PRI_30		Reserved						
15	14	13	12	11	10	9	8	
PRI_29		Reserved						
7	6	5	4	3	2	1	0	
PRI_28		Reserved						

Bits	Description	
[31:30]	PRI_31	Priority of IRQ31 0 denotes the highest priority and 3 denotes the lowest priority.
[29:24]	Reserved	Reserved.
[23:22]	PRI_30	Priority of IRQ30 0 denotes the highest priority and 3 denotes the lowest priority.
[21:16]	Reserved	Reserved.
[15:14]	PRI_29	Priority of IRQ29 0 denotes the highest priority and 3 denotes the lowest priority.
[13:8]	Reserved	Reserved.
[7:6]	PRI_28	Priority of IRQ28 0 denotes the highest priority and 3 denotes the lowest priority.
[5:0]	Reserved	Reserved.

6.4 System Manager

6.4.1 Overview

System management includes the following sections:

- System Reset
- System Power Architecture
- System Memory Map
- System management registers for Part Number ID, chip reset and on-chip controllers reset, and multi-functional pin control
- System Timer (SysTick)
- Nested Vectored Interrupt Controller (NVIC)
- System Control registers

6.4.2 System Reset

The system reset can be included by one of the following listed events. For these reset events flags can be read by SYS_RSTSTS register.

- Power-On Reset (POR)
- Low level on the Reset Pin (/RESET)
- Watchdog Timer Time-out Reset (WDT)
- Low voltage Reset (LVR)
- Brown-out Detector Reset (BOD)
- Cortex®-M0 CPU Reset
- Software one shot Reset

6.4.3 System Power Architecture

In this chip, the power distribution is divided into three segments.

- Analog power from AV_{DD} and AV_{SS} provides the power for analog components operation. AV_{DD} must be equal to V_{DD} to avoid leakage current.
- Digital power from V_{DD} and V_{SS} supplies power to the I/O pins and internal regulator which provides a fixed 1.5V power for digital operation.
- A built-in capacitor for internal voltage regulator

The output of internal voltage regulator, LDO, does not require an external capacitor and doesn't bond out to external pin. Analog power (AV_{DD}) should be the same voltage level of the digital power (V_{DD}). Figure 6.4-1 shows the power distribution of the NM1120 series.




Figure 6.4-1 NuMicro® NM1120 Series Power Architecture Diagram

6.5 Clock Controller

6.5.1 Overview

The clock controller generates clocks for the whole chip, including system clocks and all peripheral clocks. The clock controller also implements the power control function with the individually clock ON/OFF control, clock source selection and clock divider. The chip enters Power-down mode when the Cortex®-M0 core executes the WFI instruction only if the PDEN (CLK_PWRCTL[7]) bit set to 1. After that, chip enters Power-down mode and waits for wake-up interrupt source triggered to exit Power-down mode. In Power-down mode, the clock controller turns off the 4~24 MHz external high speed crystal (HXT) and 48 MHz internal high speed RC oscillator (HIRC) to reduce the overall system power consumption. Figure 6.4-2 shows the clock

generator and the overview of the clock source control.

6.5.2 Clock Diagram




Figure 6.4-2 Clock Generator Global View Diagram

6.5.3 Clock Generator

The clock generator consists of 4 clock sources, which are listed below:

- 32.768 kHz external low speed crystal oscillator (LXT)
- 4~24 MHz external high speed crystal oscillator (HXT)
- 48 MHz internal high speed RC oscillator (HIRC)
- 10 kHz internal low speed RC oscillator (LIRC)




Figure 6.4-3 Clock Generator Block Diagram

The external crystal oscillator and two capacitors are connected to the pad "XT_IN" and pad "XT_OUT". The capacitance value of the two capacitors may be changed for differential crystal oscillator from different vendor. The load capacitance values and resistance values must be adjusted according to the selected oscillator. The recommended load capacitance values and resistance values as

Crystal Oscillator	Capacitance Values	Resistance Values
12 MHz	C1:20pF , C2:20pF	Hi-Z (Build in Chip)
32.768 kHz	C1:20pF , C2:20oF	Hi-Z (Build in Chip)

Table 6.4-1 Recommended Load Capacitance Values and Resistance Values




Figure 6.4-4 Crystal Oscillator Circuit

6.5.4 System Clock and SysTick Clock

The system clock has three clock sources which were generated from clock generator block. The clock source switch depends on the register HCLKSEL (CLK_CLKSEL0[1:0]). The block diagram is shown in Figure 6.4-5.




Figure 6.4-5 System Clock Block Diagram

The clock source of SysTick in the Cortex®-M0 core can use CPU clock or external clock (SYST_CTL[2]). If using external clock, the SysTick clock (STCLK) has 4 clock sources. The clock source switch depends on the setting of the register STCLKSEL (CLK_CLKSEL0[4:3]). The block diagram is shown in Figure 6.4-6.




Figure 6.4-6 SysTick Clock Control Block Diagram

6.5.5 AHB Clock Source Selection

The clock source of ISP is from AHB clock (HCLK). Please refer to register CLK_AHBCLOCK.




Figure 6.4-7 AHB Clock Source for HCLK

6.5.6 Peripherals Clock Source Selection

The peripheral clock has different clock source switch settings depending on different peripherals. Please refer to the CLK_CLKSEL1 and CLK_APBCLK register description in section **Error! Reference source not found..**

6.5.7 Power-down Mode Clock

When entering Power-down mode, system clocks, some clock sources and some peripheral clocks are disabled. Some clock sources and peripherals clock are still active in Power-down mode.

The clocks still kept active are listed below:

- Clock Generator
- 10 kHz internal low speed oscillator (LIRC) clock
- 32.768 kHz external low speed crystal oscillator (LXT) clock (If PDLXT = 1 and XTLEN[1:0] = 10)
- Peripherals Clock (When 10 kHz low speed oscillator is adopted as clock source)
 - ◆ Watchdog Clock
 - ◆ Timer 0/1 Clock

6.5.8 Frequency Divider Output

This device is equipped with a power-of-2 frequency divider which is composed of 16 chained divide-by-2 shift registers. One of the 16 shift register outputs selected by a sixteen to one multiplexer is reflected to the CKO pin. Therefore there are 16 options of power-of-2 divided clocks with the frequency from $F_{in}/2^1$ to $F_{in}/2^{16}$ where F_{in} is input clock frequency to the clock divider.

The output formula is $F_{out} = F_{in}/2^{(N+1)}$, where F_{in} is the input clock frequency, F_{out} is the clock divider output frequency and N is the 4-bit value in FREQSEL (CLK_CLKOCTL[3:0]).

When writing 1 to CLKOEN (CLK_CLKOCTL[4]), the chained counter starts to count. When writing 0 to CLKOEN (CLK_CLKOCTL[4]), the chained counter continuously runs till divided clock reaches low state and stay in low state.

If DIV1EN(CLK_CLKOCTL[5]) set to 1, the frequency divider clock will bypass power-of-2 frequency divider. The frequency divider clock will be output to CKO pin directly.




Figure 6.4-8 Clock Source of Frequency Divider




Figure 6.4-9 Block Diagram of Frequency Divider

6.6 Flash Memory Controller (FMC)

6.6.1 Overview

The NM1120 series is equipped with 4/8/17.5/29.5 Kbytes on chip embedded Flash EPROM for application program memory (APROM) that can be updated through ISP procedure. In System Programming (ISP) function enables user to update program memory when chip is soldered on PCB. After chip powered on Cortex®-M0 CPU fetches code from APROM or LDROM decided by boot select (CBS) in Config0. By the way, the NM1120 series also provides Data Flash Region, where the Data Flash is shared with original program memory and its start address is configurable and defined by user in Config1. The Data Flash size is defined by user depending on the application request. Security program memory (SPROM) provides user to protect any program code within SPROM.

6.6.2 Features

- Running up to 48 MHz with one wait state and 24 MHz without wait state for discontinuous address read access
- 4/8/17.5/29.5 Kbytes application program memory (APROM)
- 2 Kbytes in system programming (ISP) loader program memory (LDROM)
- Programmable Data Flash start address and memory size with 512 bytes page erase unit
- Three 512 bytes security program memory (SPROM)
- In System Program (ISP)/In Application Program (IAP) to update on chip Flash EPROM

6.7 General Purpose I/O (GPIO)

6.7.1 Overview

The NM1120 series has up to 17 General Purpose I/O pins and one input pin. These pins could be shared with other functions depending on the chip configuration. 18 pins are arranged in 4 ports named as PA, PB, PC, and PD. Each of the 18 pins is independent and has the corresponding register bits to control the pin mode function and data.

The I/O type of each of I/O pins can be configured by software individually as Input, Push-pull output, Open-drain output or Quasi-bidirectional mode. After the chip is reset, the I/O mode of all pins are depending on CIOIN (CONFIG0[10]). Each I/O pin has a very weakly individual pull-up resistor which is about $110\text{ k}\Omega \sim 300\text{ k}\Omega$ for V_{DD} is from 5.0 V to 2.5 V.




Figure 6.7-1 I/O Pin Block Diagram

6.7.2 Features

- Four I/O modes:
 - Quasi-bidirectional mode
 - Push-Pull Output mode
 - Open-Drain Output mode
 - Input only with high impedance mode
- TTL/Schmitt trigger input selectable
- I/O pin can be configured as interrupt source with edge/level setting
- Supports High Drive and High Slew Rate I/O mode
- Configurable default I/O mode of all pins after reset by CIOIN (CONFIG0[10]) setting
 - CIOIN = 0, all GPIO pins in Quasi-bidirectional mode after chip reset
 - CIOIN = 1, all GPIO pins in input mode after chip reset

- GPIOA supports the pull-up and pull-low resistor enabled in four I/O modes
- GPIOB to GPIOD internal pull-up resistor enabled only in Quasi-bidirectional I/O mode
- Enabling the pin interrupt function will also enable the wake-up function

6.8 Timer Controller (TIMER)

6.8.1 Overview

The Timer Controller includes two 32-bit timers, TIMER0 ~ TIMER1, allowing user to easily implement a timer control for applications. The timer can perform functions, such as frequency measurement, delay timing, clock generation, and event counting by external input pins, and interval measurement by external capture pins.

6.8.2 Features

- Supports two sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
- Supports independent clock source for each channel (TMR0_CLK, TMR1_CLK)
- Supports four timer counting modes: one-shot, periodic, toggle and continuous counting
- Time-out period = (period of timer clock input) * (8-bit pre-scale counter + 1) * (24-bit CMPDAT)
- Supports maximum counting cycle time = $(1 / T \text{ MHz}) * (2^8) * (2^{24})$; T is the period of timer clock
- 24-bit up counter value is readable through TIMERx_CNT (Timer Data Register)
- Supports event counting function to count the event from external pin (TM0, TM1)
- Supports internal capture triggered while internal ACMP output signal transition
- Supports chip wake-up from Idle/Power-down mode if a timer interrupt signal is generated

6.9 Enhanced Input Capture Timer (ECAP)

6.9.1 Overview

This device provides an Input Capture Timer/Counter which capture function can detect the digital edge changed signal at channel inputs. This unit has three input capture channels. The timer/counter is equipped with up counting, reload and compare-match capabilities.

6.9.2 Features

- Supports the interrupt function
- 24-bit Input Capture up-counting timer/counter
- Supports noise filter in front end of input ports
- Edge detector with three options
 - ◆ Rising edge detection
 - ◆ Falling edge detection
 - ◆ Both edge detection
- Each input channel is supported with one capture counter hold register
- Captured event reset/reload capture counter option
- Supports the compare-match function

6.9.3 Input Noise Filter

Figure 6.9-1 shows the architecture of Noise-Filter with four sampling rate options.




Figure 6.9-1 Noise Filter Sampling Clock Selection

If enabled, the capture logic is required to sample 4 consecutive same capture input value to recognize an edge as a capture event. A possible implementation of digital noise filter is as Figure 6.9-2 Noise Filters.




Figure 6.9-2 Noise Filter

6.9.4 Operation of Input Capture Timer/Counter

The capture modules are functioned to detect and measure pulse width and period of a square wave. The input channel 0 to 2 have their own edge detector but share with one capture timer/counter i.e. ECAP_CNT. The trigger option is programmable through CAPEDG0, CAPEDG1 and CAPEDG2 in ECAP_CTL1 register. It supports positive edge, negative edge and both edge triggers. Each capture module consists of an enable control bit, IC0EN to IC2EN. The capture counter (ECAP_CNT) serves as a 24-bit up counter. It supports reload and compared modes. The Input Capture Timer/Counter Enable bit (CAPEN) must be set to enable Input Capture Timer/Counter functions. More details are described in next sections.

6.9.4.1 Capture Function

Each time the capture input trigger is validated, the content of the free running 24 bits capture counter ECAP_CNT will be captured/transferred into the capture hold registers, ECAP_HLD0 ~ ECAP_HLD2, depending which channel trigger. This action also causes the CAPTF flag bits in ECAP_STS to be set, which will also generate an interrupt (if enabled by CAPTFxIEN (x=0~2) bits in ECAP_CTL0 register). The CAPTFx (x=0~2) flags are logical “OR” to the interrupt module. Flag is set by hardware and clear by software. Software will have to resolve on the priority of the interrupt flags.

Setting the CPTCLR bit (ECAP_CTL0[26]) will allow hardware to reset capture counter (ECAP_CNT) automatically after the value of ECAP_CNT has been captured. Priority is given to reset counter after capture the counter value into the capture register.




Figure 6.9-3 Enhanced Input Capture Timer/Counter Functions Block

6.9.4.2 Compare Mode

The compare function is enabled by setting the CMPEN (ECAP_CTL0[28]) bit to 1. ECAP_CNTCMP will serve as a compare register. As ECAP_CNT counting up, upon matching with ECAP_CNTCMP value, CAPCMPF (ECAP_STS[4]) will be set, which will generate an interrupt request if capture compare interrupt enable bit, CAPCMPIEN, is set. And then the timer reload from 0 and starts counting again.

Setting the CMPCLR bit (ECAP_CTL0[25]), will allow hardware to reset capture counter automatically after a match has occurred.

6.9.4.3 Reload Mode

Input Capture Timer/Counter can also be configured for Reload mode. The reload function is enabled by setting the RLDEN bit (ECAP_CTL0[27]) to 1. In this mode, ECAP_CNTCMP serves as a reload register. When ECAP_CNT overflows, a reload is generated that causes the contents of the ECAP_CNTCMP register to be reloaded into the ECAP_CNT register, if RLDEN is set. However, if RLDEN = 0, ECAP_CNT will be reload with 0, and count up again.

Alternatively, other reload source is also possible by the capture inputs by configuring the CPRLDS (ECAP_CTL1[10:8]). This action also sets the CAPTFx flag bits in the ECAP_STS register.

6.9.5 Input Capture Timer/Counter Interrupt Architecture

There are five interrupt sources for one input capture unit, each one has an interrupt flag and enable control bit, which can trigger Input Capture Timer/Counter Interrupt. Note that all the interrupt flags are set by hardware and must be cleared by software.

Figure 6.9-4 demonstrates the architecture of Input Capture Timer/Counter interrupts.




Figure 6.9-4 Enhanced Input Capture Timer/Counter Interrupt Architecture Diagram

6.10 Enhanced PWM Generator (EPWM)

6.10.1 Overview

The NM1120 has built in one PWM unit which is specially designed for motor driving control applications. The PWM unit supports six PWM generators which can be configured as six independent PWM outputs, PWM0~PWM5, or as three complementary PWM pairs, (PWM0, PWM1), (PWM2, PWM3) and (PWM4, PWM5) with three programmable dead-zone generators.

Every complementary PWM pairs share one clock divider providing nine divided frequencies (1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256) for each channel. Each PWM output shares one 16-bit counter for PWM period control, and 16-bit comparators for PWM duty control. The six PWM generators provide fourteen independent PWM interrupt flags which are set by hardware when the corresponding PWM period counter comparison matched period and duty. Each PWM interrupt source with its corresponding enable bit can request PWM interrupt. The PWM generators can be configured as One-shot mode to produce only one PWM cycle signal or Auto-reload mode to output PWM waveform continuously.

To prevent PWM driving output pin with unsteady waveform, the 16-bit period up counter and 16-bit comparator are implemented with double buffer. When user writes data to counter/comparator buffer registers, the updated value will be loaded into the 16-bit counter/comparator at the end of current period. The double buffering feature avoids glitch at PWM outputs.

Besides PWM, Motor controlling also need Timer, ACMP and ADC to work together. To control motor more precisely, some registers are provided to configure not only PWM but also Timer, ADC and ACMP. By doing so, it can save more CPU time and control motor with ease especially in BLDC.

6.10.2 Features

- Supports one PWM clock timer and one 9 level Divider (1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256).
- Supports six independent 16-bit PWM duty control units with maximum six port pins:
 - ◆ Six independent PWM outputs – PWM0, PWM1, PWM2, PWM3, PWM4, and PWM5
 - ◆ Three complementary PWM pairs, with each pin in a pair mutually complement to each other and capable of programmable dead-zone insertion – (PWM0, PWM1), (PWM2, PWM3) and (PWM4, PWM5)
 - ◆ Three synchronous PWM pairs, with each pin in a pair in-phase – (PWM0, PWM1), (PWM2, PWM3) and (PWM4, PWM5)
- Supports group function.
- Supports one-shot (only edge alignment mode) or auto-reload mode PWM
- Supports 16-bit resolution PWM counter
- Supports Edge-aligned and Center-aligned mode
- Supports Programmable dead-zone insertion between complementary paired PWMs
- Supports hardware fault brake protections
 - ◆ Two Interrupt source types:
 - one type is brake directed, and one type can resume from brake.
 - fault brake source:

- ◆ BRK0: ACMP0, ACMP1, EADC and External pin (BRAKE).
- ◆ BRK1: ACMP0, ACMP1, EADC and External pin (BRAKE).
- The PWM signals before polarity control stage are defined in the view of positive logic. The PWM ports is active high or active low are controlled by polarity control register.
- Supports independently falling CMPDAT matching, central matching (in Center-aligned mode), rising CMPDAT matching (in Center-aligned mode), period matching to trigger EADC conversion
- Supports ACMP output event trigger PWM to force PWM output at most one period low, this feature is usually for step motor control
- Supports interrupt accumulation function

6.11 Basic PWM Generator (BPWM)

6.11.1 Overview

The NM1120 series has one set of BPWM group supporting one set of PWM generator that can be configured as 2 independent PWM outputs, PWM20~PWM21, or as 1 complementary PWM pairs, (PWM20, PWM21) with programmable Dead-zone generators.

The PWM generator has one 8-bit pre-scalar, one clock divider with 5 divided frequencies (1, 1/2, 1/4, 1/8, 1/16), two PWM Timers including two clock selectors, two 16-bit PWM down-counters for PWM period control, two 16-bit comparators for PWM duty control and one dead-zone generator. The PWM generator provides two independent PWM interrupt flags which are set by hardware when the corresponding PWM period down counter reaches zero. Each PWM interrupt source with its corresponding enable bit can cause CPU to request PWM interrupt. The PWM generators can be configured as one-shot mode to produce only one PWM cycle signal or auto-reload mode to output PWM waveform continuously.

When DTCNT01(BPWM_CTL[4]) is set, PWM20 and PWM21 perform complementary; the paired PWM timing, period, duty and dead-time are determined by PWM0 timer and Dead-zone generator 0. Refer to **Error! Reference source not found.** for the architecture of Basic PWM Timers.

To prevent PWM driving output pin from glitches, the 16-bit period down counter and 16-bit comparator are implemented with double buffer. When user writes data to counter/comparator buffer registers the updated value will be load into the 16-bit down counter/ comparator at the time down counter reaching zero. The double buffering feature avoids glitch at PWM outputs.

When the 16-bit period down counter reaches zero, the interrupt request is generated. If PWM-timer is set as auto-reload mode, when the down counter reaches zero, it is reloaded with BPWM Counter Register(BPWM_PERIOD x , $x=0,1$) automatically then start decreasing, repeatedly. If the PWM-timer is set as one-shot mode, the down counter will stop and generate one interrupt request when it reaches zero.

The value of PWM counter comparator is used for pulse high width modulation. The counter control logic changes the output to high level when down-counter value matches the value of compare register.

6.11.2 Features

- One PWM generator which supports one 8-bit pre-scalar, one clock divider, two PWM timers (down counter), one dead-zone generator and two PWM outputs.
- Up to 16-bit resolution
- PWM Interrupt request synchronized with PWM period
- One-shot or Auto-reload mode PWM
- Edge-aligned type or Center-aligned type option

6.11.3 PWM-Timer Operation

The PWM controller supports two operation types: Edge-aligned and Center-aligned type.

6.11.3.1 Edge-aligned PWM (down-counter)

In Edge-aligned PWM Output mode, the 16 bits PWM counter will starts down-counting from

PERIOD (BPWM_PERIOD0-1[15:0]) to match with the value of the duty cycle CMP (BPWM_CMPDAT0-1[15:0]), when this happen it will toggle the PWMn generator output to low. The counter will continue down-counting to 0, at this moment, it toggles the PWMn generator output to high and CMP and PERIOD are updated with CNTMODEn=1 and request the BPWM interrupt if BPWM interrupt is enabled BPWM_INTEN(PWM_INTEN.n=1).

The PWM period and duty control are configured by BPWM counter register (BPWM_PERIOD0-1) and BPWM comparator register (BPWM_CMPDAT0-1). The PWM-timer timing operation is shown in Figure 6.11-2. The pulse width modulation follows the formula below and the legend of PWM-Timer Comparator is shown as Figure 6.11-1. Note that the corresponding GPIO pins must be configured as BPWM function when enable BPWM_POEN for the corresponding BPWM channel.

- PWM frequency = $\text{BPWM_CLK}/[(\text{prescale}+1)*(\text{clock divider})*(\text{PERIOD}+1)]$.
- Duty ratio = $(\text{CMP}+1)/(\text{PERIOD}+1)$
- CMP \geq PERIOD: PWM output is always high
- CMP < PERIOD: PWM low width= $(\text{PERIOD}-\text{CMP})$ unit[1]; PWM high width = $(\text{CMP}+1)$ unit
- CMP = 0: PWM low width = (PERIOD) unit; PWM high width = 1 unit

Note: [1] Unit = one PWM clock cycle.




Figure 6.11-1 Legend of Internal Comparator Output of PWM-Timer




Figure 6.11-2 PWM-Timer Operation Timing




Figure 6.11-3 PWM Edge-aligned Interrupt Generate Timing Waveform


6.11.3.2 Center-aligned PWM (up/down-counter)

The Center-aligned PWM signals are produced by the module when the PWM time base is configured in an Up/Down Counting mode. The PWM counter will start counting-up from 0 to match the value of CMP (BPWM_CMPDAT0-1[15:0]); this will cause the toggling of the PWMn

generator output to low. The counter will continue counting to match with the PERIOD (BPWM_PERIOD0-1[15:0]). Upon reaching this states counter is configured automatically to down counting, when PWM counter matches the CMP value again the PWM_n generator output toggles to high. Once the PWM counter underflows it will update the PERIOD of PWM counter register and CMP of BPWM comparator register0-1 with CNTMODEn = 1, n= 0, 1.

In Center-aligned type, the PWM period interrupt is requested at down-counter underflow if PINTTYPE (BPWM_INTEN [16]) =0, i.e. at start (end) of each PWM cycle or at up-counter matching with PERIOD if PINTTYPE (BPWM_INTEN [16]) =1, i.e. at center point of PWM cycle.

- PWM frequency = BPWM_CLK/[(prescale+1)*(clock divider)*2(PERIOD+1)].
- Duty ratio = [(2 x CMP) + 1]/[2 x (PERIOD+1)]
- CMP > PERIOD: PWM output is always high
- CMP <= PERIOD: PWM low width= 2 x (PERIOD-CMP) + 1 unit[1]; PWM high width = (2 x CMP) + 1 unit
- CMP = 0: PWM low width = 2 x PERIOD + 1 unit; PWM high width = 1 unit






Figure 6.11-5 PWM Center-aligned Interrupt Generate Timing Waveform

6.11.3.3 PWM Double Buffering, Auto-reload and One-shot Operation

PWM Timers have double buffering function the reload value is updated at the start of next period without affecting current timer operation. The PWM counter value can be written into PERIOD (BPWM_PERIOD0-1) and current PWM counter value can be read from CNTx (BPWM_CNT0-1[15:0]).

PWM0 will operate in One-shot mode if CNTMODE0 bit is set to 0, and operate in Auto-reload mode if CNTMODE0 bit is set to 1. It is recommend that switch PWM0 operating mode before set CNTEN0 bit to 1 to enable PWM0 counter start running because the content of BPWM_PERIOD0 and BPWM_CMPDAT0 will be cleared to 0 to reset the PWM0 period and duty setting when PWM0 operating mode is changed. As PWM0 operate in One-shot mode, BPWM_CMPDAT0 and BPWM_PERIOD0 should be written first and then set CNTEN0 bit to 1 to enable PWM0 counter start running. After PWM0 counter down count from BPWM_PERIOD0 value to 0, BPWM_PERIOD0 and BPWM_CMPDAT0 will be cleared to 0 by hardware and PWM counter will be held. Software need to write new BPWM_CMPDAT0 and BPWM_PERIOD0 value to set next one-shot period and duty. When re-start next one-shot operation, the BPWM_CMPDAT0 should be written first because PWM0 counter will auto re-start counting when BPWM_PERIOD0 is written a non-zero value. As PWM0 operates at auto-reload mode, BPWM_CMPDAT0 and BPWM_PERIOD0 should be written first and then set CNTEN0 bit to 1 to enable PWM0 counter start running. The value of BPWM_PERIOD0 will reload to PWM0 counter when it down count reaches 0. If BPWM_PERIOD0 is set to 0, PWM0 counter will be held. PWM1 performs the same function as PWM0.




Figure 6.11-6 PWM Double Buffering Illustration

6.11.3.4 Modulate Duty Ratio

The double buffering function allows CMP written at any point in current cycle. The loaded value will take effect from next cycle.




Figure 6.11-7 PWM Controller Output Duty Ratio

6.11.3.5 Dead-Zone Generator

The PWM controller is implemented with Dead-zone generator. They are built for power device protection. This function generates a programmable time gap to delay PWM rising output. User can program DTI01 (BPWM_CLKPSC [23:16]) to determine the Dead-zone interval.




Figure 6.11-8 Paired-PWM Output with Dead-zone Generation Operation

6.11.3.6 PWM-Timer Interrupt Architecture

There are two PWM interrupts, BPWM0_INT and BPWM1_INT. Figure 6.11-9 demonstrates the architecture of PWM Timer interrupts.




Figure 6.11-9 PWM Interrupt Architecture Diagram

6.11.3.7 PWM-Timer Start Procedure

The following procedure is recommended for starting a PWM drive.

1. Set clock source divider select register (BPWM_CLKDIV)
2. Set prescaler (BPWM_CLKPSC)
3. Set inverter on/off, Dead-zone generator on/off, Auto-reload/One-shot mode and Stop PWM-timer (BPWM_CTL)
4. Set comparator register (BPWM_CMPDAT) for setting PWM duty.
5. Set PWM down-counter register (BPWM_PERIOD) for setting PWM period.
6. Set interrupt enable register (BPWM_INTEN) (optional)
7. Set corresponding GPIO pins as PWM function (enable BPWM_POEN) for the corresponding PWM channel.
8. Enable PWM timer start running (Set CNTENx = 1 in BPWM_CTL, x= 0 or 1)

6.11.3.8 PWM-Timer Re-Start Procedure in Single-shot mode

After PWM waveform is generated once in PWM One-shot mode, PWM-Timer will be stopped automatically. The following procedure is recommended for re-starting PWM single-shot

waveform.

- Set comparator register (BPWM_CMPDAT) for setting PWM duty.
- Set PWM down-counter register (BPWM_PERIOD) for setting PWM period. After setting PERIOD, PWM wave will be generated.

6.11.3.9 PWM-Timer Stop Procedure

Method 1:

Set 16-bit counter (PERIOD) as 0, and monitor CNT (current value of 16-bit down-counter). When CNT reaches to 0, disable PWM-Timer (CNTENx in BPWM_CTL, x= 0 or 1). (**Recommended**)

Method 2:

Set 16-bit counter (PERIOD) as 0. When interrupt request happened, disable PWM-Timer (CNTENx in BPWM_CTL, x= 0 or 1). (**Recommended**)

Method 3:

Disable PWM-Timer directly ((CNTENx in BPWM_CTL, x= 0 or 1)). (**Not recommended**)

The reason why method 3 is not recommended is that disable CNTENx will immediately stop PWM output signal and lead to change the duty of the PWM output, this may cause damage to the control circuit of motor

6.12 Watchdog Timer (WDT)

6.12.1 Overview

The Watchdog Timer is used to perform a system reset when system runs into an unknown state. This prevents system from hanging for an infinite period of time. Besides, the Watchdog Timer supports the function to wake-up system from Idle/Power-down mode.

6.12.2 Features

- 18-bit free running up counter for Watchdog Timer time-out interval
- Selectable time-out interval (24 ~ 218) WDT_CLK cycle and the time-out interval period is 104 ms ~ 26.3168 s if WDT_CLK = 10 kHz
- System kept in reset state for a period of $(1 / \text{WDT_CLK}) * 63$
- Supports Watchdog Timer time-out wake-up function only if WDT clock source is selected as 10 kHz

6.13 USCI – Universal Serial Control Interface Controller

6.13.1 Overview

The Universal Serial Control Interface (USCI) is a flexible interface module covering several serial communication protocols. The user can configure this controller as UART, SPI, or I²C functional protocol.

Note: For detailed USCI UART, I²C and SPI information, please refer to section 6.14, 6.15 and 6.16.

6.13.2 Features

The controller can be individually configured to match the application needs. The following protocols are supported:

- UART
- SPI
- I²C

6.14 USCI – UART Mode

6.14.1 Overview

The asynchronous serial channel UART covers the reception and the transmission of asynchronous data frames. It performs a serial-to-parallel conversion on data received from the peripheral, and a parallel-to-serial conversion on data transmitted from the controller. The receiver and transmitter being independent, frames can start at different points in time for transmission and reception.

The UART controller also provides the LIN function. There is incoming data to wake up the system.

6.14.2 Features

- Supports one transmit buffer and two receive buffer for data payload
- Supports programmable baud-rate generator
- Supports 9-Bit Data Transfer
- Supports LIN function
- Baud rate detection possible by built-in capture event of baud rate generator
- Supports Wake-up function

6.15 USCI – SPI Mode

6.15.1 Overview

The SPI protocol of USCI controller applies to synchronous serial data communication and allows full duplex transfer. It supports both master and Slave operation mode with the 4-wire bi-direction interface. SPI mode of USCI controller performs a serial-to-parallel conversion on data received from a peripheral device, and a parallel-to-serial conversion on data transmitted to a peripheral device. The SPI mode is selected by FUNMODE (USPI_CTL[2:0]) = 0x1.

The SPI protocol can operate as master or Slave mode by setting the SLAVE (USPI_PROTCTL[0]) to communicate with the off-chip SPI Slave or master device. The application block diagrams in master and Slave mode are shown as Figure 6.15-1 and Figure 6.15-2.




Figure 6.15-1 SPI Master Mode Application Block Diagram (x=0, 1)




Figure 6.15-2 SPI Slave Mode Application Block Diagram (x=0, 1)

6.15.2 Features

- Supports Master or Slave mode operation (the maximum frequency -- Master = $f_{PCLK}/2$, Slave < $f_{PCLK}/5$)
- Configurable bit length of a transfer word from 4 to 16-bit

- Supports one transmit buffer and two receive buffers for data payload
- Supports MSB first or LSB first transfer sequence
- Supports Word Suspend function
- Supports 3-wire, no slave select signal, bi-direction interface
- Supports wake-up function by slave select signal in Slave mode

6.16 USCI – I²C Mode

6.16.1 Overview

On I²C bus, data is transferred between a Master and a Slave. Data bits transfer on the SCL and SDA lines are synchronously on a byte-by-byte basis. Each data byte is 8-bit. There is one SCL clock pulse for each data bit with the MSB being transmitted first, and an acknowledge bit follows each transferred byte. Each bit is sampled during the high period of SCL; therefore, the SDA line may be changed only during the low period of SCL and must be held stable during the high period of SCL. A transition on the SDA line while SCL is high is interpreted as a command (START or STOP). Please refer to Figure 6.16-1 for more detailed I²C BUS Timing.




Figure 6.16-1 I²C Bus Timing

The device on-chip I²C provides the serial interface that meets the I²C bus standard mode specification. The I²C port handles byte transfers autonomously. The I²C mode is selected by FUNMODE (UI2C_CTL [2:0]) = 0100B. When this port is enabled, the USCI interfaces to the I²C bus via two pins: SDA and SCL. When I/O pins are used as I²C ports, user must set the pins function to I²C in advance.

Note: A pull-up resistor is needed for I²C operation because the SDA and SCL are set to open-drain pins when USCI is selected to I²C operation mode.

6.16.2 Features

- Full master and slave device capability
- Supports of 7-bit addressing, as well as 10-bit addressing
- Communication in standard mode (100 kBit/s) or in fast mode (up to 400 kBit/s)
- Supports multi-master bus
- Supports one transmit buffer and two receive buffer for data payload
- Supports 10-bit bus time-out capability
- Supports Power down wake-up by data toggle or address match
- Supports setup/hold time programmable

6.17 Hardware Divider (HDIV)

6.17.1 Overview

The hardware divider (HDIV) is useful to the high performance application. The hardware divider is a signed, integer divider with both quotient and remainder outputs.

6.17.2 Features

- Signed (two's complement) integer calculation
- 32-bit dividend with 16-bit divisor calculation capacity
- 32-bit quotient and 32-bit remainder outputs (16-bit remainder with sign extends to 32-bit)
- Divided by zero warning flag
- 6 HCLK clocks taken for one cycle calculation
- Write divisor to trigger calculation
- Waiting for calculation ready automatically when reading quotient and remainder

6.18 Analog to Digital Converter (ADC)

6.18.1 Overview

The NM1120 series contains one 12-bit successive approximation analog-to-digital converter (SAR A/D converter) with 8 single-end external input channels. The A/D converters can be started by software, external pin (STADC/PC.1) or PWM trigger.

6.18.1 Features

- Analog input voltage range: $0 \sim V_{DD}$.
- 12-bit resolution and 10-bit accuracy guaranteed.
- Up to 8 single-end analog input channels.
- ADC clock frequency up to 16MHz.
- Configurable ADC internal sampling time.

6.19 Analog Comparator (ACMP)

6.19.1 Overview

The NM1120 series contains two comparators which can be used in a number of different configurations. The comparator output is logic 1 when positive input greater than negative input, otherwise the output is 0. Each comparator can be configured to generate interrupt when the comparator output value changes.

6.19.2 Features

- Analog input voltage range: $0 \sim AV_{DD}$
- Supports Hysteresis function
- Optional internal reference voltage source for each comparator negative input

6.19.3 Comparator Reference Voltage (CRV)

6.19.3.1 Introduction

The comparator reference voltage (CRV) module is responsible for generating reference voltage for comparators. The CRV module consists of resistors ladder and analog switch, and user can set the CRV output voltage using CRVCTL(ACMP_VREF[3:0]) and select the reference voltage to ACMP by setting CPNSEL (ACMP_CTL[25:24]).

6.19.3.2 Features:

- User selectable references voltage by setting CRVCTL(ACMP_VREF [3:0])
- Automatic disable resistors ladder for reducing power consumption when setting CPNSEL (ACMP_CTL[25:24]) = 01 (selecting Band-gap source voltage)

The block diagram of the CRV module is shown in Figure 6.18-1:




Figure 6.18-1 Comparator Reference Voltage Block Diagram

6.20 Programmable Gain Amplifier (PGA)

6.20.1 Overview

The NM1120 series contains a programmable gain amplifier (PGA) which can be enabled through the PGAEN bit. User can measure the outputs of the programmable gain amplifier as the programmable gain amplifier output to the integrated A/D converter channel, where digital results can be taken. Furthermore, user can adjust gain to 1, 2, 3, 5, 7, 9, 11,13

Note: The analog input port pins must be configured as input type before the PGA function is enabled.

6.20.2 Features

- Supports analog input voltage range: 0~ V_{DD} .
- Supports programmable gain: 1,2, 3,5,7,9,11,13
- Supports PGA output as input of ADC and ACMP

7 ELECTRICAL CHARACTERISTICS

7.1 Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
$V_{DD} - V_{SS}$	DC Power Supply	-0.3	+7.0	V
V_{IN}	Input Voltage	$V_{SS} - 0.3$	$V_{DD} + 0.3$	V
$1/t_{CLCL}$	Oscillator Frequency	4	24	MHz
T_A	Operating Temperature	-40	+105	°C
T_{ST}	Storage Temperature	-55	+150	°C
I_{DD}	Maximum Current into V_{DD}	-	120	mA
I_{SS}	Maximum Current out of V_{SS}	-	120	mA
I_{IO}	Maximum Current sunk by an I/O pin	-	35	mA
	Maximum Current sourced by an I/O pin	-	35	mA
	Maximum Current sunk by total I/O pins	-	100	mA
	Maximum Current sourced by total I/O pins	-	100	mA

Note: Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the life and reliability of the device.

7.2 DC Electrical Characteristics

($V_{DD} - V_{SS} = 2.1 \sim 5.5$ V, $T_A = 25^\circ\text{C}$)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions				
V_{DD}	Operation voltage	2.1	-	5.5	V	$V_{DD} = 2.1\text{V} \sim 5.5\text{V}$ up to 48 MHz				
V_{SS} / AV_{SS}	Power Ground	-0.3	-	-	V					
V_{LDO}	LDO Output Voltage		1.5		V					
I_{DD5}	Operating Current Normal Run Mode HCLK = 48 MHz while(1){} Executed from Flash	-	9.7	-	mA	V_{DD}	HXT	HIRC	All Digital Modules	
						5.5V	X	48 MHz	V	
		-	7.4	-	mA	5.5V	X	48 MHz	X	
		-	9.7	-	mA	3V	X	48 MHz	V	
I_{DD8}		-	7.4	-	mA	3V	X	48 MHz	X	
		-	5.4	-	mA	V_{DD}	HXT	HIRC	All Digital Modules	
						5.5V	24 MHz	X	V	
		-	4.4	-	mA	5.5V	24 MHz	X	X	
I_{DD1}	Operating Current Normal Run Mode HCLK = 24 MHz while(1){} Executed from Flash	-	5.4	-	mA	3V	24 MHz	X	V	
		-	4.4	-	mA	3V	24 MHz	X	X	
I_{DD3}		-	5.4	-	mA	3V	24 MHz	X	V	
		-	4.4	-	mA	3V	24 MHz	X	X	

I_{DD9}	Operating Current Normal Run Mode HCLK = 16 MHz $\text{while}(1)\{\}$ Executed from Flash	-	3.7	-	mA	V_{DD}	HXT	HIRC	All Digital Modules	
						5.5V	16 MHz	X	V	
I_{DD10}		-	3.0	-	mA	5.5V	16 MHz	X	X	
						3V	16 MHz	X	V	
I_{DD11}		-	3.7	-	mA	3V	16 MHz	X	V	
						3V	16 MHz	X	X	
I_{DD12}		-	2.8	-	mA	V_{DD}	HXT	HIRC	All Digital Modules	
						5.5V	12 MHz	X	V	
I_{DD10}	Operating Current Normal Run Mode HCLK = 12 MHz $\text{while}(1)\{\}$ Executed from Flash	-	2.3	-	mA	5.5V	12 MHz	X	X	
						3V	12 MHz	X	V	
I_{DD11}		-	2.8	-	mA	3V	12 MHz	X	V	
						3V	12 MHz	X	X	
I_{DD13}	Operating Current Normal Run Mode HCLK = 4 MHz $\text{while}(1)\{\}$ Executed from Flash	-	1.2	-	mA	V_{DD}	HXT	HIRC	All Digital Modules	
						5.5V	4 MHz	X	V	
I_{DD14}		-	1.0	-	mA	5.5V	4 MHz	X	X	
						3V	4 MHz	X	V	
I_{DD15}		-	1.2	-	mA	3V	4 MHz	X	V	
						3V	4 MHz	X	X	
I_{DD16}		-	1.0	-	mA	V_{DD}	LXT	LIRC	All Digital Modules	
						5.5V	32 KHz	V	$V^{[1]}$	
I_{DD17}	Operating Current Normal Run Mode HCLK = 32 kHz $\text{while}(1)\{\}$ Executed from Flash	-	291.7	-	μA	5.5V	32 KHz	V	$V^{[1]}$	
						3V	32 KHz	V	X	
I_{DD18}		-	290.7	-	μA	5.5V	32 KHz	V	X	
						3V	32 KHz	V	$V^{[1]}$	
I_{DD19}		-	280.8	-	μA	5.5V	32 KHz	V	$V^{[1]}$	
						3V	32 KHz	V	X	
I_{DD20}		-	281.4	-	μA	V_{DD}	HXT	LIRC	All Digital Modules	
						5.5V	X	10 KHz	$V^{[2]}$	
I_{DD17}	Operating Current Normal Run Mode HCLK = 10 kHz $\text{while}(1)\{\}$ Executed from Flash	-	248.0	-	μA	5.5V	X	10 KHz	$V^{[2]}$	
						3V	X	10 KHz	X	
I_{DD18}		-	247.7	-	μA	5.5V	X	10 KHz	X	
						3V	X	10 KHz	$V^{[2]}$	
I_{DD19}		-	237.9	-	μA	5.5V	X	10 KHz	X	
						3V	X	10 KHz	$V^{[2]}$	
I_{DD20}						3V	X	10 KHz	X	
I_{IDLE5}	Operating Current Idle Mode	-	4.9	-	mA	V_{DD}	HXT	HIRC	All Digital Modules	

	HCLK= 48 MHz					5.5V	X	V	V
I _{IDLE6}		-	2.6	-	mA	5.5V	X	V	X
I _{IDLE7}		-	4.9	-	mA	3V	X	V	V
I _{IDLE8}		-	2.6	-	mA	3V	X	V	X
I _{IDLE1}	Operating Current Idle Mode HCLK = 24 MHz	-	2.8	-	mA	V _{DD}	HXT	HIRC	All Digital Modules
I _{IDLE2}		-	1.9	-	mA	5.5V	24 MHz	X	V
I _{IDLE3}		-	2.8	-	mA	3V	24 MHz	X	V
I _{IDLE4}		-	1.9	-	mA	3V	24 MHz	X	X
I _{IDLE9}	Operating Current Idle Mode HCLK = 16 MHz	-	2.0	-	mA	V _{DD}	HXT	HIRC	All Digital Modules
I _{IDLE10}		-	1.3	-	mA	5.5V	V	X	V
I _{IDLE11}		-	2.0	-	mA	3V	V	X	V
I _{IDLE12}		-	1.4	-	mA	3V	V	X	X
I _{IDLE9}	Operating Current Idle Mode HCLK = 12 MHz	-	1.5	-	mA	V _{DD}	HXT	HIRC	All Digital Modules
I _{IDLE10}		-	1.0	-	mA	5.5V	V	X	X
I _{IDLE11}		-	1.5	-	mA	3V	V	X	V
I _{IDLE12}		-	1.0	-	mA	3V	V	X	X
I _{IDLE13}	Operating Current Idle Mode HCLK = 4 MHz	-	0.8	-	mA	V _{DD}	HXT	HIRC	All Digital Modules
I _{IDLE14}		-	0.6	-	mA	5.5V	V	X	V
I _{IDLE15}		-	0.7	-	mA	3V	V	X	V
I _{IDLE16}		-	0.6	-	mA	3V	V	X	X
I _{DD17}	Operating Current Idle Mode HCLK = 32 kHz	-	274.3	-	μA	V _{DD}	HXT	LIRC	All Digital Modules
I _{DD18}		-	273.0	-	μA	5.5V	X	V	V ^[1]

I_{DD19}		-	265.0	-	μA	3V	X	V	$V^{[1]}$
I_{DD20}		-	263.9	-	μA	3V	X	V	X
I_{DD17}	Operating Current Idle Mode HCLK = 10 kHz	-	232.6	-	μA	V_{DD}	HXT	LIRC	All Digital Modules
						5.5V	X	V	$V^{[2]}$
I_{DD18}		-	232.2	-	μA	5.5V	X	V	X
I_{DD19}		-	222.5	-	μA	3V	X	V	$V^{[2]}$
I_{DD20}		-	222.1	-	μA	3V	X	V	X
I_{PWD1}	Standby Current Power-down Mode (Deep Sleep Mode)	-	1.9	-	μA	$V_{DD} = 5.5\text{ V}$, All oscillators and analog blocks turned off.			
I_{PWD2}		-	1.7	-	μA	$V_{DD} = 3\text{ V}$, All oscillators and analog blocks turned off.			
I_{LK}	Input Leakage Current PA/PB/PC/PD	-1	-	+1	μA	$V_{DD} = 5.5\text{ V}$, $0 < V_{IN} < V_{DD}$ Open-drain or input only mode			
V_{IL1}	Input Low Voltage PA/PB/PC/PD (TTL Input)	-0.3	1.33		V	$V_{DD} = 5.5\text{ V}$			
		-0.3	1			$V_{DD} = 3.3\text{ V}$			
V_{IH1}	Input High Voltage PA/PB/PC/PD (TTL Input)		1.47	$V_{DD} + 0.3$	V	$V_{DD} = 5.5\text{ V}$			
			1.08	$V_{DD} + 0.3$		$V_{DD} = 3.3\text{ V}$			
V_{ILS}	Negative-going Threshold (Schmitt Input), nRESET	-	-	$0.3V_{DD}$	V	-			
V_{IHS}	Positive-going Threshold (Schmitt Input), nRESET	$0.7V_{DD}$	-	-	V	-			
R_{RST}	Internal nRESET Pin Pull-up Resistor	48		148	k Ω	$V_{DD} = 2.1\text{ V} \sim 5.5\text{ V}$			
V_{ILS}	Negative-going Threshold (Schmitt input), PA/PB/PC/PD	-	-	$0.3V_{DD}$	V	-			
V_{IHS}	Positive-going Threshold (Schmitt input), PA/PB/PC/PD	$0.7V_{DD}$	-	-	V	-			
I_{IL}	Logic 0 Input Current PA/PB/PC/PD (Quasi-bidirectional Mode)	-	-63.65		μA	$V_{DD} = 5.5\text{ V}$, $V_{IN} = 0\text{ V}$			
I_{TL}	Logic 1 to 0 Transition Current PA/PB/PC/PD	-	-566.7	-	μA	$V_{DD} = 5.5\text{ V}$			
I_{SR11}	Source Current PA/PB/PC/PD (Quasi-bidirectional Mode)	-	-372	-	μA	$V_{DD} = 4.5\text{ V}$, $V_{SS} = 2.4\text{ V}$			
I_{SR12}		-	-76.8	-	μA	$V_{DD} = 2.7\text{ V}$, $V_{SS} = 2.2\text{ V}$			
I_{SR13}		-	-37.3	-	μA	$V_{DD} = 2.1\text{ V}$, $V_{SS} = 1.8\text{ V}$			
I_{SR21}	Source Current PA/PB/PC/PD (Push-pull Mode)	-	-19.2	-	mA	$V_{DD} = 4.5\text{ V}$, $V_{SS} = 2.4\text{ V}$			
I_{SR22}		-	-4	-	mA	$V_{DD} = 2.7\text{ V}$, $V_{SS} = 2.2\text{ V}$			
I_{SR23}		-	-2	-	mA	$V_{DD} = 2.1\text{ V}$, $V_{SS} = 1.8\text{ V}$			
I_{SK11}	Sink Current	-	12.8	-	mA	$V_{DD} = 4.5\text{ V}$, $V_{SS} = 0.4\text{ V}$			


I _{SK12}	PA/PB/PC/PD (Quasi-bidirectional, Open-Drain and Push-pull Mode)	-	8.1	-	mA	V _{DD} = 2.7 V, V _{SS} = 0.4 V
I _{SK13}		-	6	-	mA	V _{DD} = 2.1 V, V _{SS} = 0.4 V

Notes:

1. Only enable modules which support 32 kHz LIRC clock source
2. Only enable modules which support 10 kHz LIRC clock source

7.3 AC Electrical Characteristics

7.3.1 External Input Clock



Note: Duty cycle is 50%.

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
t _{CHCX}	Clock High Time	10	-	-	ns	-
t _{CLCX}	Clock Low Time	10	-	-	ns	-
t _{CLCH}	Clock Rise Time	2	-	15	ns	-
t _{CHCL}	Clock Fall Time	2	-	15	ns	-

7.3.2 External 4~24 MHz High Speed Crystal (HXT)

Symbol	Parameter	Min.	Typ.	Max	Unit	Test Conditions
V _{HXT}	Operation Voltage	2.1	-	5.5	V	-
T _A	Temperature	-40	-	105	°C	-
I _{HXT}	Operating Current	-	414	-	uA	12 MHz, V _{DD} = 5.5V
f _{HXT}	Clock Frequency	4	-	24	MHz	-

7.3.3 Typical Crystal Application Circuits

Crystal	C1	C2
4 MHz ~ 24 MHz	10~20 pF	10~20 pF




Figure 7-1 NM1200/NM1100 Typical Crystal Application Circuit

7.3.4 48 MHz Internal High Speed RC Oscillator (HIRC)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
V_{HRC}	Supply Voltage	-	1.5	-	V	-
f_{HRC}	Center Frequency	-	48	-	MHz	-
	Calibrated Internal Oscillator Frequency	-1	-	+1	%	$T_A = 25^\circ\text{C}$ $V_{DD} = 5.5\text{ V}$
I_{HRC}	Operating Current	-	1090	-	μA	$T_A = 25^\circ\text{C}, V_{DD} = 5\text{ V}$

7.3.5 10 kHz Internal Low Speed RC Oscillator (LIRC)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
V_{LRC}	Supply Voltage	-	1.5V	-	V	-
f_{LRC}	Center Frequency	-	10	-	kHz	-
	Oscillator Frequency	-50 ^[1]	-	+50 ^[1]	%	$V_{DD} = 2.1\text{ V} \sim 5.5\text{ V}$ $T_A = -40^\circ\text{C} \sim +105^\circ\text{C}$
I_{LRC}	Operating Current	-	0.4	-	μA	$T_A = 25^\circ\text{C}, V_{DD} = 5\text{ V}$


Note1: These parameters are characterized but not tested.

7.4 Analog Characteristics

7.4.1 12-bit SAR ADC

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
-	Resolution	-	-	12	Bit	-
DNL	Differential Nonlinearity Error	-	± 2	-	LSB	VDD = 5.5V
INL	Integral Nonlinearity Error	-	± 1	-	LSB	VDD = 5.5V
E _O	Offset Error	-	-0.33	-	LSB	VDD = 5.5V
E _G	Gain Error (Transfer Gain)	-	0.33	-	LSB	VDD = 5.5V
E _A	Absolute Error	-	-2.62	-	LSB	VDD = 5.5V
-	Monotonic	Guaranteed			-	-
F _S	Sample Rate (F _{ADC} /T _{CONV})	-	-	1000	kSPS	V _{DD} = 4.5~5.5 V
		-	-	500	kSPS	V _{DD} = 3.0~5.5 V
V _{DD}	Supply Voltage	3.0	-	5.5	V	-
I _{DDA}	Supply Current (Avg.)	-	1	-	mA	V _{DD} = 5.5 V
V _{IN}	Analog Input Voltage	0	-	AV _{DD}	V	-
C _{IN}	Input Capacitance	-	1.6	-	pF	-
R _{IN}	Input Load	-	2.5	-	kΩ	-

Note: ADC voltage reference is same with V_{DD}



7.4.2 LDO & Power Management

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
V_{DD}	DC Power Supply	2.1	-	5.5	V	-
V_{LDO}	Output Voltage		1.5		V	-
T_A	Temperature	-40	25	105	°C	

Notes:

It is recommended a $0.1\mu F$ bypass capacitor is connected between V_{DD} and the closest V_{SS} pin of the device.

7.4.3 Brown-out Detector

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
AV_{DD}	Supply Voltage	0	-	5.5	V	-
T_A	Temperature	-40	25	105	°C	-
i_{BOD}	Quiescent Current	-	100	-	µA	$AV_{DD} = 5.5V$
V_{BOD}	Brown-out Hysteresis	4.33	4.3	4.39	V	$BOV_VL[2:0] = 3$
		4.03	4.0	4.10	V	$BOV_VL[2:0] = 2$
		3.73	3.7	3.79	V	$BOV_VL[2:0] = 7$

		3.02	3.0	3.09	V	BOV_VL [2:0] = 1
		2.72	2.7	2.79	V	BOV_VL [2:0] = 6
		2.42	2.4	2.49	V	BOV_VL [2:0] = 0
		2.22	2.2	2.30	V	BOV_VL [2:0] = 5
		2.02	2.0	2.09	V	BOV_VL [2:0] = 4
V_{BOD}	Brown-out Detector		4.3		V	BOV_VL [2:0] = 3
			4.0		V	BOV_VL [2:0] = 2
			3.7		V	BOV_VL [2:0] = 7
			3.0		V	BOV_VL [2:0] = 1
			2.7		V	BOV_VL [2:0] = 6
			2.4		V	BOV_VL [2:0] = 0
			2.2		V	BOV_VL [2:0] = 5
			2.0		V	BOV_VL [2:0] = 4

7.4.4 Power-on Reset

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
T_A	Temperature	-40	25	105	°C	-
V_{POR}	Threshold Voltage		1.75		V	-

7.4.5 Comparator

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
V_{CMP}	Supply Voltage	2.1	-	5.5	V	
T_A	Temperature	-40	25	105	°C	-
I_{CMP}	Operation Current	-	47		µA	$V_{DD}=5.5V$
V_{OFF}	Input Offset Voltage		±10		mV	-
V_{SW}	Output Swing	0	-	V_{DD}	V	-
V_{COM}	Input Common Mode Range	0.1	-	$A V_{DD} - 0.1$	V	-
-	DC Gain ^[1]	-	60	-	dB	-
T_{PGD}	Propagation Delay	-	225	-	ns	
V_{HYS}	Hysteresis	-	10	-	mV	$ACMPPHYSEN = 01$
V_{HYS}	Hysteresis	-	90	-	mV	$ACMPPHYSEN = 10$
T_{STB}	Stable time	-	1.06	-	µs	

Notes:

Guaranteed by design, not test in production.

7.5 Flash DC Electrical Characteristics


Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
$V_{FLA}^{[2]}$	Supply Voltage	1.35	1.5	1.65	V	
N_{ENDUR}	Endurance	20,000	-	-	cycles ^[1]	
T_{RET}	Data Retention	10	-	-	year	$T_A = 85^\circ C$
T_{ERASE}	Sector Erase Time	-		5	ms	
T_{PROG}	Program Time	-	7.5	-	us	
I_{DD1}	Read Current	-	3	4.5	mA	@33MHz
I_{DD2}	Program Current	-		4	mA	
I_{DD3}	Erase Current	-	2	-	mA	

Notes:


1. Number of program/erase cycles.
2. V_{FLA} is source from chip LDO output voltage.
3. Guaranteed by design, not test in production.

8 PACKAGE DIMENSIONS


8.1 28-Pin TSSOP




8.2 20-Pin TSSOP




8.3 16-Pin TSSOP




8.4 20-pin *QFN20 (4 mm x 4 mm)



8.5 33-pin *QFN33 (4 mm x 4 mm)



8.6 33-pin QFN33 (5mm x 5mm)



9 REVISION HISTORY

Date	Revision	Description
2016.09.29	1.01	Preliminary version.

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.